| .. |
|
LowOverheadLoops
|
[ARM,MVE] Update MVE_VMLA_qr for architecture change.
|
2022-11-29 08:47:00 +00:00 |
|
mve-intrinsics
|
[ARM,MVE] Update MVE_VMLA_qr for architecture change.
|
2022-11-29 08:47:00 +00:00 |
|
2009-07-17-CrossRegClassCopy.ll
|
…
|
|
|
2009-07-21-ISelBug.ll
|
…
|
|
|
2009-07-23-CPIslandBug.ll
|
…
|
|
|
2009-07-30-PEICrash.ll
|
…
|
|
|
2009-08-01-WrongLDRBOpc.ll
|
…
|
|
|
2009-08-02-CoalescerBug.ll
|
…
|
|
|
2009-08-04-CoalescerAssert.ll
|
…
|
|
|
2009-08-04-CoalescerBug.ll
|
…
|
|
|
2009-08-04-ScavengerAssert.ll
|
…
|
|
|
2009-08-04-SubregLoweringBug.ll
|
…
|
|
|
2009-08-04-SubregLoweringBug2.ll
|
…
|
|
|
2009-08-04-SubregLoweringBug3.ll
|
…
|
|
|
2009-08-06-SpDecBug.ll
|
…
|
|
|
2009-08-07-CoalescerBug.ll
|
…
|
|
|
2009-08-07-NeonFPBug.ll
|
…
|
|
|
2009-08-08-ScavengerAssert.ll
|
…
|
|
|
2009-08-10-ISelBug.ll
|
…
|
|
|
2009-08-21-PostRAKill4.ll
|
…
|
|
|
2009-09-01-PostRAProlog.ll
|
…
|
|
|
2009-10-15-ITBlockBranch.ll
|
…
|
|
|
2009-11-01-CopyReg2RegBug.ll
|
…
|
|
|
2009-11-11-ScavengerAssert.ll
|
…
|
|
|
2009-11-13-STRDBug.ll
|
…
|
|
|
2009-12-01-LoopIVUsers.ll
|
…
|
|
|
2010-01-06-TailDuplicateLabels.ll
|
…
|
|
|
2010-01-19-RemovePredicates.ll
|
…
|
|
|
2010-02-11-phi-cycle.ll
|
[CPG][ARM] Optimize towards branch on zero in codegenprepare
|
2021-05-16 17:54:06 +01:00 |
|
2010-02-24-BigStack.ll
|
…
|
|
|
2010-03-08-addi12-ccout.ll
|
…
|
|
|
2010-03-15-AsmCCClobber.ll
|
…
|
|
|
2010-04-15-DynAllocBug.ll
|
…
|
|
|
2010-04-26-CopyRegCrash.ll
|
…
|
|
|
2010-05-24-rsbs.ll
|
…
|
|
|
2010-06-14-NEONCoalescer.ll
|
…
|
|
|
2010-06-19-ITBlockCrash.ll
|
…
|
|
|
2010-06-21-TailMergeBug.ll
|
…
|
|
|
2010-08-10-VarSizedAllocaBug.ll
|
…
|
|
|
2010-11-22-EpilogueBug.ll
|
…
|
|
|
2010-12-03-AddSPNarrowing.ll
|
…
|
|
|
2011-04-21-FILoweringBug.ll
|
…
|
|
|
2011-06-07-TwoAddrEarlyClobber.ll
|
[CodeGen] Remove unneeded regex escaping in FileCheck patterns. NFC.
|
2022-02-18 16:10:56 +00:00 |
|
2011-12-16-T2SizeReduceAssert.ll
|
…
|
|
|
2012-01-13-CBNZBug.ll
|
…
|
|
|
2013-02-19-tail-call-register-hint.ll
|
…
|
|
|
2013-03-02-vduplane-nonconstant-source-index.ll
|
…
|
|
|
2013-03-06-vector-sext-operand-scalarize.ll
|
…
|
|
|
aapcs.ll
|
…
|
|
|
abs.ll
|
[SelectionDAG][RISCV][ARM][PowerPC][X86][WebAssembly] Change default abs expansion to use sra (X, size(X)-1); sub (xor (X, Y), Y).
|
2022-02-20 21:11:23 -08:00 |
|
active_lane_mask.ll
|
[ARM] Extend IsCMPZCSINC to handle CMOV
|
2021-12-27 14:15:03 +00:00 |
|
aligned-constants.ll
|
…
|
|
|
aligned-nonfallthrough.ll
|
[ARM] Improve detection of fallthough when aligning blocks
|
2021-09-27 11:21:21 +01:00 |
|
aligned-spill.ll
|
…
|
|
|
bfi.ll
|
…
|
|
|
bfx.ll
|
…
|
|
|
bicbfi.ll
|
…
|
|
|
bti-const-island-multiple-jump-tables.mir
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
bti-const-island.mir
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
bti-entry-blocks.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
bti-indirect-branches.ll
|
Update test for changes in f0ea9c9cec / D124552
|
2022-05-10 13:25:38 -07:00 |
|
bti-jump-table.mir
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
bti-outliner-1.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
bti-outliner-2.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
bti-outliner-cost-1.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
bti-outliner-cost-2.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
bti-pac-replace-1.mir
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
bti-pac-replace-2.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
bug-subw.ll
|
…
|
|
|
buildvector-crash.ll
|
…
|
|
|
call-site-info-update.ll
|
…
|
|
|
carry.ll
|
…
|
|
|
cbnz.ll
|
…
|
|
|
cde-gpr.ll
|
…
|
|
|
cde-vec.ll
|
[ARM] Use v2i1 for MVE and CDE intrinsics
|
2021-12-03 15:27:58 +00:00 |
|
cde-vfp.ll
|
…
|
|
|
cmp-frame.ll
|
…
|
|
|
cmpxchg.mir
|
[ARM] Fix Thumb2 compare being emitted ExpandCMP_SWAP
|
2022-07-20 12:04:22 +01:00 |
|
constant-hoisting.ll
|
…
|
|
|
constant-islands-cbz.ll
|
…
|
|
|
constant-islands-cbz.mir
|
CodeGen: Print/parse LLTs in MachineMemOperands
|
2021-06-30 16:54:13 -04:00 |
|
constant-islands-cbzundef.mir
|
[Thumb2] Remove unneeded IR from MIR test (NFC)
|
2022-07-05 18:18:59 +02:00 |
|
constant-islands-jump-table.ll
|
…
|
|
|
constant-islands-ldrsb.mir
|
CodeGen: Print/parse LLTs in MachineMemOperands
|
2021-06-30 16:54:13 -04:00 |
|
constant-islands-new-island-padding.ll
|
…
|
|
|
constant-islands-new-island.ll
|
…
|
|
|
constant-islands.ll
|
…
|
|
|
cortex-fp.ll
|
…
|
|
|
crash.ll
|
…
|
|
|
cross-rc-coalescing-1.ll
|
…
|
|
|
cross-rc-coalescing-2.ll
|
…
|
|
|
csel.ll
|
[ARM] Ensure CSINC has one use in CSINV combine
|
2021-04-29 10:59:14 +01:00 |
|
div.ll
|
…
|
|
|
emit-unwinding.ll
|
…
|
|
|
fir.ll
|
…
|
|
|
float-cmp.ll
|
…
|
|
|
float-intrinsics-double.ll
|
Update @llvm.powi to handle different int sizes for the exponent
|
2021-06-17 09:38:28 +02:00 |
|
float-intrinsics-float.ll
|
Update @llvm.powi to handle different int sizes for the exponent
|
2021-06-17 09:38:28 +02:00 |
|
float-ops.ll
|
…
|
|
|
fp16-stacksplot.mir
|
CodeGen: Print/parse LLTs in MachineMemOperands
|
2021-06-30 16:54:13 -04:00 |
|
frame-index-addrmode-t2i8s4.mir
|
CodeGen: Print/parse LLTs in MachineMemOperands
|
2021-06-30 16:54:13 -04:00 |
|
frame-pointer.ll
|
…
|
|
|
frameless.ll
|
…
|
|
|
frameless2.ll
|
…
|
|
|
high-reg-spill.mir
|
CodeGen: Print/parse LLTs in MachineMemOperands
|
2021-06-30 16:54:13 -04:00 |
|
ifcvt-cbz.mir
|
…
|
|
|
ifcvt-compare.ll
|
…
|
|
|
ifcvt-dead-predicate.mir
|
CodeGen: Print/parse LLTs in MachineMemOperands
|
2021-06-30 16:54:13 -04:00 |
|
ifcvt-minsize.ll
|
…
|
|
|
ifcvt-neon-deprecated.mir
|
…
|
|
|
ifcvt-no-branch-predictor.ll
|
…
|
|
|
ifcvt-rescan-bug-2016-08-22.ll
|
…
|
|
|
ifcvt-rescan-diamonds.ll
|
[ARM] Undeprecate complex IT blocks
|
2022-02-07 15:47:53 +00:00 |
|
inflate-regs.ll
|
…
|
|
|
inline-asm-i-constraint-i1.ll
|
…
|
|
|
inlineasm-error-t-toofewregs-mve.ll
|
…
|
|
|
inlineasm-mve.ll
|
…
|
|
|
inlineasm.ll
|
…
|
|
|
intrinsics-cc.ll
|
Update @llvm.powi to handle different int sizes for the exponent
|
2021-06-17 09:38:28 +02:00 |
|
intrinsics-coprocessor.ll
|
…
|
|
|
large-call.ll
|
…
|
|
|
large-stack.ll
|
…
|
|
|
ldr-str-imm12.ll
|
Revert "Allow rematerialization of virtual reg uses"
|
2021-09-24 10:26:11 -07:00 |
|
lit.local.cfg
|
…
|
|
|
longMACt.ll
|
…
|
|
|
lsll0.ll
|
[ARM] Ensure instructions are simplified prior to GatherScatter lowering.
|
2021-06-10 20:18:12 +01:00 |
|
lsr-deficiency.ll
|
…
|
|
|
m4-sched-ldr.mir
|
CodeGen: Print/parse LLTs in MachineMemOperands
|
2021-06-30 16:54:13 -04:00 |
|
m4-sched-regs.ll
|
…
|
|
|
machine-licm.ll
|
…
|
|
|
mul_const.ll
|
…
|
|
|
mve-abs.ll
|
[LegalizeTypes][ARM][X86] Change ExpandIntRes_ABS to use sra+xor+sub.
|
2022-03-07 11:28:32 -08:00 |
|
mve-basic.ll
|
…
|
|
|
mve-be.ll
|
[ARM] Handle splats of constants for MVE qr instruction
|
2021-12-17 09:16:28 +00:00 |
|
mve-bitarith.ll
|
…
|
|
|
mve-bitcasts.ll
|
…
|
|
|
mve-bitreverse.ll
|
…
|
|
|
mve-blockplacement.ll
|
[ARM] Handle splats of constants for MVE qr instruction
|
2021-12-17 09:16:28 +00:00 |
|
mve-bswap.ll
|
…
|
|
|
mve-complex-deinterleaving-f16-add.ll
|
[ARM][CodeGen] Add support for complex deinterleaving
|
2022-11-14 14:02:27 +00:00 |
|
mve-complex-deinterleaving-f16-mul.ll
|
[ARM][CodeGen] Add support for complex deinterleaving
|
2022-11-14 14:02:27 +00:00 |
|
mve-complex-deinterleaving-f32-add.ll
|
[ARM][CodeGen] Add support for complex deinterleaving
|
2022-11-14 14:02:27 +00:00 |
|
mve-complex-deinterleaving-f32-mul.ll
|
[ARM][CodeGen] Add support for complex deinterleaving
|
2022-11-14 14:02:27 +00:00 |
|
mve-complex-deinterleaving-f64-add.ll
|
[ARM][CodeGen] Add support for complex deinterleaving
|
2022-11-14 14:02:27 +00:00 |
|
mve-complex-deinterleaving-f64-mul.ll
|
[NFC] Removal of complex deinterleaving test case complex_mul_v8f64
|
2022-11-14 15:58:14 +00:00 |
|
mve-complex-deinterleaving-mixed-cases.ll
|
[ARM][CodeGen] Add support for complex deinterleaving
|
2022-11-14 14:02:27 +00:00 |
|
mve-complex-deinterleaving-uniform-cases.ll
|
[ARM][CodeGen] Add support for complex deinterleaving
|
2022-11-14 14:02:27 +00:00 |
|
mve-ctlz.ll
|
[ARM] Fold away unnecessary CSET/CMPZ
|
2021-11-27 19:07:16 +00:00 |
|
mve-ctpop.ll
|
[ARM] Enable subreg liveness
|
2021-08-17 14:10:33 +01:00 |
|
mve-cttz.ll
|
[ARM] Fold away unnecessary CSET/CMPZ
|
2021-11-27 19:07:16 +00:00 |
|
mve-div-expand.ll
|
[ARM] Fix vcvtb/t.f16 input liveness
|
2022-05-25 12:16:26 +01:00 |
|
mve-extractelt.ll
|
…
|
|
|
mve-extractstore.ll
|
[ARM] Optimize fp store of extract to integer store if already available.
|
2021-02-12 18:34:58 +00:00 |
|
mve-float16regloops.ll
|
[ARM] Enable and/cmp0 folding
|
2022-09-26 11:31:23 +01:00 |
|
mve-float32regloops.ll
|
[ARM] Enable and/cmp0 folding
|
2022-09-26 11:31:23 +01:00 |
|
mve-fma-loops.ll
|
[ARM] Clean up some tests, removing dead instructions. NFC
|
2021-05-22 13:38:00 +01:00 |
|
mve-fmas.ll
|
[ARM] CSINC/CSINV patterns from CMOV
|
2021-11-27 20:21:41 +00:00 |
|
mve-fmath.ll
|
[ARM] Fix vcvtb/t.f16 input liveness
|
2022-05-25 12:16:26 +01:00 |
|
mve-fp-negabs.ll
|
[ARM] Enable subreg liveness
|
2021-08-17 14:10:33 +01:00 |
|
mve-fp16convertloops.ll
|
[ARM] Generate VDUP(Const) from constant buildvectors
|
2021-06-08 20:51:33 +01:00 |
|
mve-fpclamptosat_vec.ll
|
Revert "Reapply "[CodeGen] Add new pass for late cleanup of redundant definitions.""
|
2022-12-05 00:52:00 +01:00 |
|
mve-fptosi-sat-vector.ll
|
[DAG] Enable ISD::SHL SimplifyMultipleUseDemandedBits handling inside SimplifyDemandedBits
|
2022-05-14 09:50:01 +01:00 |
|
mve-fptoui-sat-vector.ll
|
[DAG] Enable ISD::SHL SimplifyMultipleUseDemandedBits handling inside SimplifyDemandedBits
|
2022-05-14 09:50:01 +01:00 |
|
mve-frint.ll
|
[ARM] Enable subreg liveness
|
2021-08-17 14:10:33 +01:00 |
|
mve-gather-increment.ll
|
[ARM] Add more opaque pointer gather/scatter tests. NFC
|
2022-06-14 14:08:43 +01:00 |
|
mve-gather-ind8-unscaled.ll
|
[ARM] Add more opaque pointer gather/scatter tests. NFC
|
2022-06-14 14:08:43 +01:00 |
|
mve-gather-ind16-scaled.ll
|
[ARM] Fix MVE gather/scatter merged gep offsets
|
2022-06-22 11:04:22 +01:00 |
|
mve-gather-ind16-unscaled.ll
|
[ARM] Add more opaque pointer gather/scatter tests. NFC
|
2022-06-14 14:08:43 +01:00 |
|
mve-gather-ind32-scaled.ll
|
[ARM] Fix MVE gather/scatter merged gep offsets
|
2022-06-22 11:04:22 +01:00 |
|
mve-gather-ind32-unscaled.ll
|
[ARM] Handle splats of constants for MVE qr instruction
|
2021-12-17 09:16:28 +00:00 |
|
mve-gather-optimisation-deep.ll
|
[ARM] Add more opaque pointer gather/scatter tests. NFC
|
2022-06-14 14:08:43 +01:00 |
|
mve-gather-ptrs.ll
|
[ARM] Fix MVE gather/scatter merged gep offsets
|
2022-06-22 11:04:22 +01:00 |
|
mve-gather-scatter-opt.ll
|
[ARM] Add some opaque pointer gather/scatter tests. NFC
|
2021-07-07 22:03:53 +01:00 |
|
mve-gather-scatter-optimisation.ll
|
[ARM,MVE] Update MVE_VMLA_qr for architecture change.
|
2022-11-29 08:47:00 +00:00 |
|
mve-gather-scatter-ptr-address.ll
|
[ARM] Fix MVE gather/scatter merged gep offsets
|
2022-06-22 11:04:22 +01:00 |
|
mve-gather-scatter-tailpred.ll
|
[ARM,MVE] Update MVE_VMLA_qr for architecture change.
|
2022-11-29 08:47:00 +00:00 |
|
mve-gather-tailpred.ll
|
[ARM] Add more opaque pointer gather/scatter tests. NFC
|
2022-06-14 14:08:43 +01:00 |
|
mve-gather-unused.ll
|
[ARM] Ensure instructions are simplified prior to GatherScatter lowering.
|
2021-06-10 20:18:12 +01:00 |
|
mve-gatherscatter-mmo.ll
|
[ARM] Use v2i1 for MVE and CDE intrinsics
|
2021-12-03 15:27:58 +00:00 |
|
mve-halving.ll
|
[ARM] Handle splats of constants for MVE qr instruction
|
2021-12-17 09:16:28 +00:00 |
|
mve-laneinterleaving-cost.ll
|
[DAG] SimplifyDemandedBits - don't early-out for multiple use values
|
2022-07-27 10:54:06 +01:00 |
|
mve-laneinterleaving.ll
|
[ARM] Support all versions of AND, ORR, EOR and BIC in optimizeCompareInstr
|
2022-10-01 12:41:37 +03:00 |
|
mve-ldst-offset.ll
|
…
|
|
|
mve-ldst-postinc.ll
|
…
|
|
|
mve-ldst-preinc.ll
|
…
|
|
|
mve-ldst-regimm.ll
|
…
|
|
|
mve-loadstore.ll
|
…
|
|
|
mve-masked-ldst-offset.ll
|
[ARM] Move VPTBlock pass after post-ra scheduling
|
2021-11-04 18:42:12 +00:00 |
|
mve-masked-ldst-postinc.ll
|
[ARM] Move VPTBlock pass after post-ra scheduling
|
2021-11-04 18:42:12 +00:00 |
|
mve-masked-ldst-preinc.ll
|
[ARM] Move VPTBlock pass after post-ra scheduling
|
2021-11-04 18:42:12 +00:00 |
|
mve-masked-ldst.ll
|
[ARM] Extend IsCMPZCSINC to handle CMOV
|
2021-12-27 14:15:03 +00:00 |
|
mve-masked-load.ll
|
[DAG] Allow folding AND of anyext masked_load with >1 user to zext version
|
2022-11-18 10:38:09 +00:00 |
|
mve-masked-store-mmo.ll
|
[SDAG] Use UnknownSize for masked load/store MMO size
|
2021-11-23 09:47:56 +00:00 |
|
mve-masked-store.ll
|
[ARM] Fix vcvtb/t.f16 input liveness
|
2022-05-25 12:16:26 +01:00 |
|
mve-memtp-branch.ll
|
[ARM] Revert WLSTP to DLSTP if the target block is out of range
|
2021-08-02 10:59:52 +01:00 |
|
mve-memtp-loop.ll
|
[ARM] Revert WLSTP to DLSTP if the target block is out of range
|
2021-08-02 10:59:52 +01:00 |
|
mve-minmax.ll
|
[ARM] Extend IsCMPZCSINC to handle CMOV
|
2021-12-27 14:15:03 +00:00 |
|
mve-minmaxi.ll
|
[ARM] Extend IsCMPZCSINC to handle CMOV
|
2021-12-27 14:15:03 +00:00 |
|
mve-multivec-spill.ll
|
[LiveIntervals] Repair subreg ranges in processTiedPairs
|
2021-09-28 08:10:16 +01:00 |
|
mve-neg.ll
|
[ARM] Create VMOVRRD from adjacent vector extracts
|
2021-04-20 15:15:43 +01:00 |
|
mve-nofloat.ll
|
[ARM] Enable subreg liveness
|
2021-08-17 14:10:33 +01:00 |
|
mve-nounrolledremainder.ll
|
[ARM] KnownBits for CSINC/CSNEG/CSINV
|
2021-03-04 08:40:20 +00:00 |
|
mve-phireg.ll
|
[ARM] Handle splats of constants for MVE qr instruction
|
2021-12-17 09:16:28 +00:00 |
|
mve-pipelineloops.ll
|
[MachinePipeliner] Fix the interpretation of the scheduling model
|
2022-09-16 09:51:48 +09:00 |
|
mve-postinc-dct.ll
|
[ARM] Move VPTBlock pass after post-ra scheduling
|
2021-11-04 18:42:12 +00:00 |
|
mve-postinc-distribute.ll
|
[ARM] Improve WLS lowering
|
2021-03-11 17:56:19 +00:00 |
|
mve-postinc-distribute.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-postinc-lsr.ll
|
[SimplifyCFG] performBranchToCommonDestFolding(): require block-closed SSA form for bonus instructions (PR51125)
|
2021-09-09 12:28:09 +03:00 |
|
mve-pred-and.ll
|
[ARM] Fix vector ule zero lowering
|
2022-11-02 22:34:05 +00:00 |
|
mve-pred-bitcast.ll
|
[ARM] Peek through And 1 in IsCMPZCSINC
|
2021-12-08 15:40:23 +00:00 |
|
mve-pred-build-const.ll
|
[ARM] Make MVE v2i1 predicates legal
|
2021-12-03 14:05:41 +00:00 |
|
mve-pred-build-var.ll
|
[ARM] Make MVE v2i1 predicates legal
|
2021-12-03 14:05:41 +00:00 |
|
mve-pred-const.ll
|
[ARM] Make MVE v2i1 predicates legal
|
2021-12-03 14:05:41 +00:00 |
|
mve-pred-constfold.ll
|
[ARM] Move VPTBlock pass after post-ra scheduling
|
2021-11-04 18:42:12 +00:00 |
|
mve-pred-convert.ll
|
…
|
|
|
mve-pred-ext.ll
|
[ARM] Expand MVE i1 fptoint and inttofp if mve.fp is not present.
|
2022-07-11 13:03:30 +01:00 |
|
mve-pred-loadstore.ll
|
[ARM] Peek through And 1 in IsCMPZCSINC
|
2021-12-08 15:40:23 +00:00 |
|
mve-pred-not.ll
|
[ARM] Peek through And 1 in IsCMPZCSINC
|
2021-12-08 15:40:23 +00:00 |
|
mve-pred-or.ll
|
[ARM] Fix vector ule zero lowering
|
2022-11-02 22:34:05 +00:00 |
|
mve-pred-selectop.ll
|
…
|
|
|
mve-pred-selectop2.ll
|
[ARM] Add fma and update fadd/fmul predicated select tests. NFC
|
2021-11-24 09:51:33 +00:00 |
|
mve-pred-selectop3.ll
|
[MVE] Fold fadd(select(..., +0.0)) into a predicated fadd
|
2022-06-10 11:09:55 +01:00 |
|
mve-pred-shuffle.ll
|
[ARM] Peek through And 1 in IsCMPZCSINC
|
2021-12-08 15:40:23 +00:00 |
|
mve-pred-spill.ll
|
[ARM] Peek through And 1 in IsCMPZCSINC
|
2021-12-08 15:40:23 +00:00 |
|
mve-pred-threshold.ll
|
…
|
|
|
mve-pred-vctpvpsel.ll
|
[ARM] Handle splats of constants for MVE qr instruction
|
2021-12-17 09:16:28 +00:00 |
|
mve-pred-vselect.ll
|
[ARM] Fold away CMP/CSINC from CMOV
|
2021-12-19 21:53:50 +00:00 |
|
mve-pred-xor.ll
|
[ARM] Fix vector ule zero lowering
|
2022-11-02 22:34:05 +00:00 |
|
mve-qrintr.ll
|
[ARM,MVE] Update MVE_VMLA_qr for architecture change.
|
2022-11-29 08:47:00 +00:00 |
|
mve-qrintrsplat.ll
|
[ARM,MVE] Update MVE_VMLA_qr for architecture change.
|
2022-11-29 08:47:00 +00:00 |
|
mve-satmul-loops.ll
|
[ARM] Remove VBICimm if no cleared bits are demanded
|
2022-07-19 11:53:47 +01:00 |
|
mve-saturating-arith.ll
|
[ARM] Extend IsCMPZCSINC to handle CMOV
|
2021-12-27 14:15:03 +00:00 |
|
mve-scatter-increment.ll
|
[ARM] Handle splats of constants for MVE qr instruction
|
2021-12-17 09:16:28 +00:00 |
|
mve-scatter-ind8-unscaled.ll
|
[ARM] Add more opaque pointer gather/scatter tests. NFC
|
2022-06-14 14:08:43 +01:00 |
|
mve-scatter-ind16-scaled.ll
|
[ARM] Fix MVE gather/scatter merged gep offsets
|
2022-06-22 11:04:22 +01:00 |
|
mve-scatter-ind16-unscaled.ll
|
[ARM] Add more opaque pointer gather/scatter tests. NFC
|
2022-06-14 14:08:43 +01:00 |
|
mve-scatter-ind32-scaled.ll
|
[ARM] Fix MVE gather/scatter merged gep offsets
|
2022-06-22 11:04:22 +01:00 |
|
mve-scatter-ind32-unscaled.ll
|
[ARM] Add more opaque pointer gather/scatter tests. NFC
|
2022-06-14 14:08:43 +01:00 |
|
mve-scatter-ptrs.ll
|
[ARM] Handle splats of constants for MVE qr instruction
|
2021-12-17 09:16:28 +00:00 |
|
mve-selectcc.ll
|
[ARM] Handle splats of constants for MVE qr instruction
|
2021-12-17 09:16:28 +00:00 |
|
mve-sext-masked-load.ll
|
[DAG] SimplifyDemandedBits - don't early-out for multiple use values
|
2022-07-27 10:54:06 +01:00 |
|
mve-sext.ll
|
[ARM] Introduce MVEEXT ISel lowering
|
2021-07-13 07:21:20 +01:00 |
|
mve-shifts-scalar.ll
|
…
|
|
|
mve-shifts.ll
|
[ARM] Generate VDUP(Const) from constant buildvectors
|
2021-06-08 20:51:33 +01:00 |
|
mve-shuffle.ll
|
[DAG]Introduce llvm::processShuffleMasks and use it for shuffles in DAG Type Legalizer.
|
2022-04-20 09:37:16 -07:00 |
|
mve-shuffleext.ll
|
[ARM] Enable subreg liveness
|
2021-08-17 14:10:33 +01:00 |
|
mve-shufflemov.ll
|
[DAG][PowerPC] Combine shuffle(bitcast(X), Mask) to bitcast(shuffle(X, Mask'))
|
2022-05-06 10:50:31 +01:00 |
|
mve-simple-arith.ll
|
RegAllocGreedy: Account for reserved registers in num regs heuristic
|
2021-09-14 21:00:29 -04:00 |
|
mve-soft-float-abi.ll
|
[ARM] Enable subreg liveness
|
2021-08-17 14:10:33 +01:00 |
|
mve-stack.ll
|
…
|
|
|
mve-stacksplot.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-tailpred-loopinvariant.ll
|
[ARM] Move VPTBlock pass after post-ra scheduling
|
2021-11-04 18:42:12 +00:00 |
|
mve-tp-loop.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vabd.ll
|
[ARM] Create VMOVRRD from adjacent vector extracts
|
2021-04-20 15:15:43 +01:00 |
|
mve-vabdus.ll
|
[DAG] SimplifyDemandedBits - don't early-out for multiple use values
|
2022-07-27 10:54:06 +01:00 |
|
mve-vaddqr.ll
|
…
|
|
|
mve-vaddv.ll
|
[ARM] Attempt to distribute reductions
|
2021-07-30 14:48:31 +01:00 |
|
mve-vcmp.ll
|
[ARM] Extend IsCMPZCSINC to handle CMOV
|
2021-12-27 14:15:03 +00:00 |
|
mve-vcmpf.ll
|
[ARM] Extend IsCMPZCSINC to handle CMOV
|
2021-12-27 14:15:03 +00:00 |
|
mve-vcmpfr.ll
|
[ARM] Extend IsCMPZCSINC to handle CMOV
|
2021-12-27 14:15:03 +00:00 |
|
mve-vcmpfz.ll
|
[ARM] Extend IsCMPZCSINC to handle CMOV
|
2021-12-27 14:15:03 +00:00 |
|
mve-vcmpr.ll
|
[ARM] Extend IsCMPZCSINC to handle CMOV
|
2021-12-27 14:15:03 +00:00 |
|
mve-vcmpz.ll
|
[ARM] Fix vector ule zero lowering
|
2022-11-02 22:34:05 +00:00 |
|
mve-vcreate.ll
|
…
|
|
|
mve-vctp.ll
|
[ARM] Use v2i1 for MVE and CDE intrinsics
|
2021-12-03 15:27:58 +00:00 |
|
mve-vcvt-fixed-to-float.ll
|
[ARM] Transform a floating-point to fixed-point conversion to a VCVT_fix
|
2021-07-01 15:10:40 +01:00 |
|
mve-vcvt-float-to-fixed.ll
|
[SelectionDAG] Add FP_TO_UINT_SAT/FP_TO_SINT_SAT to computeKnownBits/computeNumSignBits.
|
2022-01-09 17:48:05 -08:00 |
|
mve-vcvt.ll
|
[ARM] Fix vcvtb/t.f16 input liveness
|
2022-05-25 12:16:26 +01:00 |
|
mve-vcvt16.ll
|
[ARM] Fix vcvtb/t.f16 input liveness
|
2022-05-25 12:16:26 +01:00 |
|
mve-vdup.ll
|
[ARM] Enable subreg liveness
|
2021-08-17 14:10:33 +01:00 |
|
mve-vecreduce-add-combine.ll
|
[MVE] Don't distribute add of vecreduce if it has more than one use
|
2022-07-11 14:13:29 +01:00 |
|
mve-vecreduce-add.ll
|
[ARM] Extend more reductions during lowering
|
2021-07-19 08:58:03 +01:00 |
|
mve-vecreduce-addpred.ll
|
[ARM] Peek through And 1 in IsCMPZCSINC
|
2021-12-08 15:40:23 +00:00 |
|
mve-vecreduce-bit.ll
|
[ARM] Create VMOVRRD from adjacent vector extracts
|
2021-04-20 15:15:43 +01:00 |
|
mve-vecreduce-fadd.ll
|
[ARM] Enable subreg liveness
|
2021-08-17 14:10:33 +01:00 |
|
mve-vecreduce-fminmax.ll
|
[ARM] Enable subreg liveness
|
2021-08-17 14:10:33 +01:00 |
|
mve-vecreduce-fmul.ll
|
[ARM] Enable subreg liveness
|
2021-08-17 14:10:33 +01:00 |
|
mve-vecreduce-loops.ll
|
[ARM] Enable subreg liveness
|
2021-08-17 14:10:33 +01:00 |
|
mve-vecreduce-mla.ll
|
[ARM] Switch order of creating VADDV and VMLAV.
|
2021-07-31 16:28:52 +01:00 |
|
mve-vecreduce-mlapred.ll
|
[ARM] Peek through And 1 in IsCMPZCSINC
|
2021-12-08 15:40:23 +00:00 |
|
mve-vecreduce-mul.ll
|
[ARM] Create VMOVRRD from adjacent vector extracts
|
2021-04-20 15:15:43 +01:00 |
|
mve-vecreduce-slp.ll
|
[ARM] Fix DAG combine loop in reduction distribution
|
2021-08-12 16:37:39 +01:00 |
|
mve-vector-spill.ll
|
…
|
|
|
mve-vfma.ll
|
…
|
|
|
mve-vhadd.ll
|
[ARM] MVE hadd and rhadd
|
2022-02-14 11:55:40 +00:00 |
|
mve-vhaddsub.ll
|
…
|
|
|
mve-vidup.ll
|
[ARM] Recognize VIDUP from BUILDVECTORs of additions
|
2021-04-27 19:33:24 +01:00 |
|
mve-vld2-post.ll
|
[DAG][PowerPC] Combine shuffle(bitcast(X), Mask) to bitcast(shuffle(X, Mask'))
|
2022-05-06 10:50:31 +01:00 |
|
mve-vld2.ll
|
[DAG][PowerPC] Combine shuffle(bitcast(X), Mask) to bitcast(shuffle(X, Mask'))
|
2022-05-06 10:50:31 +01:00 |
|
mve-vld3.ll
|
[DAG] visitINSERT_VECTOR_ELT - fold insert_vector_elt(scalar_to_vector(x),v,i) -> build_vector()
|
2022-06-11 15:29:22 +01:00 |
|
mve-vld4-post.ll
|
[ARM] Enable subreg liveness
|
2021-08-17 14:10:33 +01:00 |
|
mve-vld4.ll
|
[ARM] Enable subreg liveness
|
2021-08-17 14:10:33 +01:00 |
|
mve-vldshuffle.ll
|
[InterleaveAccessPass] Handle multi-use binop shuffles
|
2022-07-10 17:24:37 +01:00 |
|
mve-vldst4.ll
|
[ARM] Enable subreg liveness
|
2021-08-17 14:10:33 +01:00 |
|
mve-vmaxnma-commute.ll
|
[ARM] Improve WLS lowering
|
2021-03-11 17:56:19 +00:00 |
|
mve-vmaxnma-tailpred.ll
|
[ARM] Move VPTBlock pass after post-ra scheduling
|
2021-11-04 18:42:12 +00:00 |
|
mve-vmaxv-vminv-scalar.ll
|
[ARM] CSINC/CSINV patterns from CMOV
|
2021-11-27 20:21:41 +00:00 |
|
mve-vmaxv.ll
|
…
|
|
|
mve-vmla.ll
|
[ARM,MVE] Update MVE_VMLA_qr for architecture change.
|
2022-11-29 08:47:00 +00:00 |
|
mve-vmovimm.ll
|
[ARM] Make MVE v2i1 predicates legal
|
2021-12-03 14:05:41 +00:00 |
|
mve-vmovlloop.ll
|
[ARM,MVE] Update MVE_VMLA_qr for architecture change.
|
2022-11-29 08:47:00 +00:00 |
|
mve-vmovn.ll
|
[ARM] Guard VMOVH and VINS patterns.
|
2022-07-17 21:26:49 +01:00 |
|
mve-vmovnstore.ll
|
[ARM] Guard VMOVH and VINS patterns.
|
2022-07-17 21:26:49 +01:00 |
|
mve-vmulh.ll
|
[ARM] Add extra vabd, vhadd and vmulh tests. NFC
|
2022-02-06 14:12:28 +00:00 |
|
mve-vmull-loop.ll
|
[ARM] Create VMOVRRD from adjacent vector extracts
|
2021-04-20 15:15:43 +01:00 |
|
mve-vmull-splat.ll
|
Revert "[DAGCombiner] Fold (mul (sra X, BW-1), Y) -> (neg (and (sra X, BW-1), Y))"
|
2022-10-22 22:50:43 -07:00 |
|
mve-vmull.ll
|
…
|
|
|
mve-vmulqr.ll
|
…
|
|
|
mve-vmvnimm.ll
|
[ARM] Generate VDUP(Const) from constant buildvectors
|
2021-06-08 20:51:33 +01:00 |
|
mve-vpsel.ll
|
[ARM] Make MVE v2i1 predicates legal
|
2021-12-03 14:05:41 +00:00 |
|
mve-vpt-2-blocks-1-pred.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vpt-2-blocks-2-preds.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vpt-2-blocks-ctrl-flow.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vpt-2-blocks-non-consecutive-ins.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vpt-2-blocks.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vpt-3-blocks-kill-vpr.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vpt-block-1-ins.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vpt-block-2-ins.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vpt-block-4-ins.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vpt-block-debug.mir
|
[MachineInstr] Don't include debug uses in bundle header (PR52817)
|
2022-01-17 10:43:21 +01:00 |
|
mve-vpt-block-elses.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vpt-block-fold-vcmp.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vpt-block-kill.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vpt-block-optnone.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vpt-blocks.ll
|
…
|
|
|
mve-vpt-from-intrinsics.ll
|
…
|
|
|
mve-vpt-nots.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vpt-optimisations.mir
|
ARM: Fix using undefined virtual registers in test
|
2022-05-04 00:05:49 +01:00 |
|
mve-vpt-preuse.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
mve-vqdmulh-minmax.ll
|
[SelectionDAG] Teach computeKnownBits that a nsw self multiply produce a positive value.
|
2022-06-08 14:55:58 -07:00 |
|
mve-vqdmulh.ll
|
[ARM] CSINC/CSINV patterns from CMOV
|
2021-11-27 20:21:41 +00:00 |
|
mve-vqmovn-combine.ll
|
[ARM] Remove VBICimm if no cleared bits are demanded
|
2022-07-19 11:53:47 +01:00 |
|
mve-vqmovn.ll
|
[ARM] Extend IsCMPZCSINC to handle CMOV
|
2021-12-27 14:15:03 +00:00 |
|
mve-vqshrn.ll
|
[ARM] Extend IsCMPZCSINC to handle CMOV
|
2021-12-27 14:15:03 +00:00 |
|
mve-vselect-constants.ll
|
[ARM] Peek through And 1 in IsCMPZCSINC
|
2021-12-08 15:40:23 +00:00 |
|
mve-vst2-post.ll
|
[ARM] Mark i64 and f64 shuffles as Custom for MVE
|
2022-02-06 16:17:06 +00:00 |
|
mve-vst2.ll
|
[ARM] Mark i64 and f64 shuffles as Custom for MVE
|
2022-02-06 16:17:06 +00:00 |
|
mve-vst3.ll
|
RegAllocGreedy: Try local instruction splitting with subranges
|
2022-09-12 09:03:55 -04:00 |
|
mve-vst4-post.ll
|
[ARM] Mark i64 and f64 shuffles as Custom for MVE
|
2022-02-06 16:17:06 +00:00 |
|
mve-vst4.ll
|
RegAllocGreedy: Try local instruction splitting with subranges
|
2022-09-12 09:03:55 -04:00 |
|
mve-vsubqr.ll
|
…
|
|
|
mve-widen-narrow.ll
|
[ARM] Introduce MVEEXT ISel lowering
|
2021-07-13 07:21:20 +01:00 |
|
mve-wls-block-placement.mir
|
[ARM] Fix Arm block placement creating branches after jump tables.
|
2021-09-25 11:32:25 +01:00 |
|
mve-zext-masked-load.ll
|
[ARM] Move VPTBlock pass after post-ra scheduling
|
2021-11-04 18:42:12 +00:00 |
|
pacbti-m-basic.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
pacbti-m-indirect-tail-call.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
pacbti-m-outliner-1.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
pacbti-m-outliner-2.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
pacbti-m-outliner-3.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
pacbti-m-outliner-4.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
pacbti-m-outliner-5.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
pacbti-m-overalign.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
pacbti-m-unsupported-arch.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
pacbti-m-varargs-1.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
pacbti-m-varargs-2.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
pacbti-m-vla.ll
|
Support the min of module flags when linking, use for AArch64 BTI/PAC-RET
|
2022-04-13 09:31:51 +02:00 |
|
peephole-addsub.mir
|
…
|
|
|
peephole-cmp.mir
|
…
|
|
|
phi_prevent_copy.mir
|
[ARM] Add a tail-predication loop predicate register
|
2021-09-02 13:42:58 +01:00 |
|
pic-load.ll
|
…
|
|
|
pipeliner-inlineasm.mir
|
Propagate tied operands when copying a MachineInstr.
|
2022-10-13 09:40:35 +01:00 |
|
pipeliner-preserve-ties.mir
|
Propagate tied operands when copying a MachineInstr.
|
2022-10-13 09:40:35 +01:00 |
|
postinc-distribute.mir
|
[ARM] Introduce i8neg and i8pos addressing modes
|
2021-12-02 17:10:26 +00:00 |
|
pr52817.ll
|
[MachineInstr] Don't include debug uses in bundle header (PR52817)
|
2022-01-17 10:43:21 +01:00 |
|
scavenge-lr.mir
|
CodeGen: Print/parse LLTs in MachineMemOperands
|
2021-06-30 16:54:13 -04:00 |
|
schedm7-hazard.ll
|
…
|
|
|
segmented-stacks.ll
|
[ARM] Only update the successor edges for immediate predecessors of PrologueMBB
|
2022-05-03 12:36:35 +01:00 |
|
setjmp_longjmp.ll
|
[NFC][Codegen] Autogenerate Thumb2/setjmp_longjmp.ll test
|
2021-06-24 21:35:05 +03:00 |
|
shift_parts.ll
|
…
|
|
|
srem-seteq-illegal-types.ll
|
[DAG] FoldConstantArithmetic - add initial support for undef elements in bitcasted binop constant folding
|
2022-08-08 11:53:56 +01:00 |
|
stack_guard_remat.ll
|
[CodeGen] Remove unneeded regex escaping in FileCheck patterns. NFC.
|
2022-02-18 16:10:56 +00:00 |
|
store-prepostinc.mir
|
[ARM] Correct range in isLegalAddressImm
|
2021-12-02 11:33:40 +00:00 |
|
swp-exitbranchdir.mir
|
[MachinePipeliner] Fix the interpretation of the scheduling model
|
2022-09-16 09:51:48 +09:00 |
|
swp-fixedii-le.mir
|
[MachinePipeliner] Fix the interpretation of the scheduling model
|
2022-09-16 09:51:48 +09:00 |
|
swp-fixedii.mir
|
[MachinePipeliner] Fix the interpretation of the scheduling model
|
2022-09-16 09:51:48 +09:00 |
|
swp-regpressure.mir
|
[MachinePipeliner] Fix the interpretation of the scheduling model
|
2022-09-16 09:51:48 +09:00 |
|
t2-teq-reduce.mir
|
CodeGen: Print/parse LLTs in MachineMemOperands
|
2021-06-30 16:54:13 -04:00 |
|
t2peephole-t2ADDrr-to-t2ADDri.ll
|
…
|
|
|
t2sizereduction.mir
|
Revert "[NFC] remove explicit default value for strboolattr attribute in tests"
|
2021-05-24 19:43:40 +02:00 |
|
tail-call-r9.ll
|
…
|
|
|
tbb-removeadd.mir
|
CodeGen: Print/parse LLTs in MachineMemOperands
|
2021-06-30 16:54:13 -04:00 |
|
thumb2-adc.ll
|
…
|
|
|
thumb2-add.ll
|
…
|
|
|
thumb2-add2.ll
|
…
|
|
|
thumb2-add3.ll
|
…
|
|
|
thumb2-add4.ll
|
…
|
|
|
thumb2-add5.ll
|
…
|
|
|
thumb2-add6.ll
|
…
|
|
|
thumb2-and.ll
|
…
|
|
|
thumb2-and2.ll
|
…
|
|
|
thumb2-asr.ll
|
…
|
|
|
thumb2-asr2.ll
|
…
|
|
|
thumb2-bcc.ll
|
…
|
|
|
thumb2-bfc.ll
|
…
|
|
|
thumb2-bic.ll
|
…
|
|
|
thumb2-branch.ll
|
…
|
|
|
thumb2-call-tc.ll
|
…
|
|
|
thumb2-call.ll
|
…
|
|
|
thumb2-cbnz.ll
|
…
|
|
|
thumb2-clz.ll
|
…
|
|
|
thumb2-cmn.ll
|
…
|
|
|
thumb2-cmn2.ll
|
…
|
|
|
thumb2-cmp.ll
|
…
|
|
|
thumb2-cpsr-liveness.ll
|
…
|
|
|
thumb2-eor.ll
|
…
|
|
|
thumb2-eor2.ll
|
…
|
|
|
thumb2-execute-only-long-calls.ll
|
[ARM] Support -mexecute-only with -mlong-calls.
|
2022-10-24 11:41:24 -07:00 |
|
thumb2-execute-only-prologue.ll
|
[ARM] Clean up a test check from D125604. NFC
|
2022-05-18 16:12:08 +01:00 |
|
thumb2-ifcvt1-tc.ll
|
…
|
|
|
thumb2-ifcvt1.ll
|
[ARM] Undeprecate complex IT blocks
|
2022-02-07 15:47:53 +00:00 |
|
thumb2-ifcvt2.ll
|
[ARM] Undeprecate complex IT blocks
|
2022-02-07 15:47:53 +00:00 |
|
thumb2-ifcvt3.ll
|
[ARM] Undeprecate complex IT blocks
|
2022-02-07 15:47:53 +00:00 |
|
thumb2-jtb.ll
|
…
|
|
|
thumb2-ldm.ll
|
…
|
|
|
thumb2-ldr.ll
|
…
|
|
|
thumb2-ldr_ext.ll
|
…
|
|
|
thumb2-ldr_post.ll
|
…
|
|
|
thumb2-ldr_pre.ll
|
…
|
|
|
thumb2-ldrb.ll
|
…
|
|
|
thumb2-ldrd.ll
|
…
|
|
|
thumb2-ldrh.ll
|
…
|
|
|
thumb2-lsl.ll
|
…
|
|
|
thumb2-lsl2.ll
|
…
|
|
|
thumb2-lsr.ll
|
…
|
|
|
thumb2-lsr2.ll
|
…
|
|
|
thumb2-lsr3.ll
|
…
|
|
|
thumb2-mla.ll
|
…
|
|
|
thumb2-mls.ll
|
…
|
|
|
thumb2-mov.ll
|
…
|
|
|
thumb2-mul.ll
|
…
|
|
|
thumb2-mulhi.ll
|
…
|
|
|
thumb2-mvn.ll
|
…
|
|
|
thumb2-mvn2.ll
|
…
|
|
|
thumb2-neg.ll
|
…
|
|
|
thumb2-orn.ll
|
…
|
|
|
thumb2-orn2.ll
|
…
|
|
|
thumb2-orr.ll
|
…
|
|
|
thumb2-orr2.ll
|
…
|
|
|
thumb2-pack.ll
|
…
|
|
|
thumb2-rev.ll
|
…
|
|
|
thumb2-rev16.ll
|
…
|
|
|
thumb2-ror.ll
|
…
|
|
|
thumb2-rsb.ll
|
…
|
|
|
thumb2-rsb2.ll
|
…
|
|
|
thumb2-sbc.ll
|
…
|
|
|
thumb2-select.ll
|
…
|
|
|
thumb2-select_xform.ll
|
…
|
|
|
thumb2-shifter.ll
|
…
|
|
|
thumb2-smla.ll
|
…
|
|
|
thumb2-smul.ll
|
…
|
|
|
thumb2-spill-q.ll
|
…
|
|
|
thumb2-str.ll
|
…
|
|
|
thumb2-str_post.ll
|
…
|
|
|
thumb2-str_pre.ll
|
…
|
|
|
thumb2-strb.ll
|
…
|
|
|
thumb2-strh.ll
|
…
|
|
|
thumb2-sub.ll
|
…
|
|
|
thumb2-sub2.ll
|
…
|
|
|
thumb2-sub3.ll
|
…
|
|
|
thumb2-sub4.ll
|
…
|
|
|
thumb2-sub5.ll
|
…
|
|
|
thumb2-sxt-uxt.ll
|
…
|
|
|
thumb2-sxt_rot.ll
|
[Thumb2] Regenerate ext + rot tests
|
2021-11-21 18:33:28 +00:00 |
|
thumb2-tbb.ll
|
…
|
|
|
thumb2-tbh.ll
|
…
|
|
|
thumb2-teq.ll
|
[DAG] SimplifySetCC - relax fold (X^C1) == C2 --> X == C1^C2
|
2022-04-06 09:18:08 +01:00 |
|
thumb2-teq2.ll
|
[Thumb2] Regenerate thumb2-teq2 tests
|
2022-04-04 12:48:20 +01:00 |
|
thumb2-tst.ll
|
…
|
|
|
thumb2-tst2.ll
|
…
|
|
|
thumb2-uxt_rot.ll
|
[Thumb2] Regenerate ext + rot tests
|
2021-11-21 18:33:28 +00:00 |
|
thumb2-uxtb.ll
|
[ARM][Thumb2] Refresh UXTB16 tests to match optimized IR from instcombine
|
2022-06-01 15:28:19 +01:00 |
|
tls1.ll
|
…
|
|
|
tls2.ll
|
…
|
|
|
tpsoft.ll
|
[SimplifyCFG] Tail-merging all blocks with `ret` terminator
|
2021-06-24 13:15:39 +03:00 |
|
umulo-64-legalisation-lowering.ll
|
…
|
|
|
umulo-128-legalisation-lowering.ll
|
Do not generate calls to the 128-bit function __multi3() on 32-bit ARM
|
2021-06-11 11:45:21 +01:00 |
|
unreachable-large-offset-gep.ll
|
…
|
|
|
urem-seteq-illegal-types.ll
|
Support {S,U}REMEqFold before legalization
|
2021-04-01 01:35:41 +03:00 |
|
v8_IT_1.ll
|
…
|
|
|
v8_IT_2.ll
|
…
|
|
|
v8_IT_3.ll
|
[ARM] Undeprecate complex IT blocks
|
2022-02-07 15:47:53 +00:00 |
|
v8_IT_4.ll
|
[ARM] Undeprecate complex IT blocks
|
2022-02-07 15:47:53 +00:00 |
|
v8_IT_5.ll
|
[ARM] Undeprecate complex IT blocks
|
2022-02-07 15:47:53 +00:00 |
|
v8_IT_6.ll
|
…
|
|
|
vmovdrroffset.ll
|
…
|
|
|
vqabs.ll
|
…
|
|
|
vqneg.ll
|
…
|
|
