![]() onlyStdLogicVectorAtTopLevelIo = false as it prevent VHDL / GHDL sim |
||
---|---|---|
.. | ||
gen | ||
spinal/projectname | ||
verilog | ||
vhdl |
![]() onlyStdLogicVectorAtTopLevelIo = false as it prevent VHDL / GHDL sim |
||
---|---|---|
.. | ||
gen | ||
spinal/projectname | ||
verilog | ||
vhdl |