forked from OSchip/llvm-project
43 lines
1.2 KiB
LLVM
43 lines
1.2 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=aarch64 -mattr=+v8.5a,+rand %s -o - | FileCheck %s
|
|
|
|
define i32 @rndr(i64* %__addr) {
|
|
; CHECK-LABEL: rndr:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: mrs x10, RNDR
|
|
; CHECK-NEXT: mov x9, x0
|
|
; CHECK-NEXT: cset w8, eq
|
|
; CHECK-NEXT: and w8, w8, #0x1
|
|
; CHECK-NEXT: mov w0, w8
|
|
; CHECK-NEXT: str x10, [x9]
|
|
; CHECK-NEXT: ret
|
|
%1 = tail call { i64, i1 } @llvm.aarch64.rndr()
|
|
%2 = extractvalue { i64, i1 } %1, 0
|
|
%3 = extractvalue { i64, i1 } %1, 1
|
|
store i64 %2, i64* %__addr, align 8
|
|
%4 = zext i1 %3 to i32
|
|
ret i32 %4
|
|
}
|
|
|
|
|
|
define i32 @rndrrs(i64* %__addr) {
|
|
; CHECK-LABEL: rndrrs:
|
|
; CHECK: // %bb.0:
|
|
; CHECK-NEXT: mrs x10, RNDRRS
|
|
; CHECK-NEXT: mov x9, x0
|
|
; CHECK-NEXT: cset w8, eq
|
|
; CHECK-NEXT: and w8, w8, #0x1
|
|
; CHECK-NEXT: mov w0, w8
|
|
; CHECK-NEXT: str x10, [x9]
|
|
; CHECK-NEXT: ret
|
|
%1 = tail call { i64, i1 } @llvm.aarch64.rndrrs()
|
|
%2 = extractvalue { i64, i1 } %1, 0
|
|
%3 = extractvalue { i64, i1 } %1, 1
|
|
store i64 %2, i64* %__addr, align 8
|
|
%4 = zext i1 %3 to i32
|
|
ret i32 %4
|
|
}
|
|
|
|
declare { i64, i1 } @llvm.aarch64.rndr()
|
|
declare { i64, i1 } @llvm.aarch64.rndrrs()
|