OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 2
Code Issues Packages Projects Releases Wiki Activity

[VENTUS][RISCV] Move `regext insertion pass` after `insert join instruction pass`.

This commit is contained in:
yanming 2023-07-07 17:19:56 +08:00
parent d37e92610d
commit 4c099fb3d5
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/lib/Target/RISCV/RISCVTargetMachine.cpp
View File

@ -271,12 +271,12 @@ bool RISCVPassConfig::addGlobalInstructionSelect() {
void RISCVPassConfig::addPreSched2() {}
void RISCVPassConfig::addPreEmitPass() {
addPass(createVentusInsertJoinToVBranchPass());
// NOTE: This pass must be at the end of all optimization passes, as it
// breaks the def-use chain!
// Insert regext instruction for instruction whose register id is greater
// than 31.
addPass(createVentusRegextInsertionPass());
addPass(createVentusInsertJoinToVBranchPass());
addPass(&BranchRelaxationPassID);
addPass(createRISCVMakeCompressibleOptPass());
}

6
llvm/test/CodeGen/RISCV/VentusGPGPU/vbranch-join.ll
View File

@ -143,27 +143,27 @@ define dso_local i32 @branch_in_branch(i32 noundef %dim) local_unnamed_addr {
; VENTUS-NEXT: li t1, 14
; VENTUS-NEXT: vmv.v.x v1, t1
; VENTUS-NEXT: vmv.v.x v0, t0
; VENTUS-NEXT: regext zero, zero, 8
; VENTUS-NEXT: .Lpcrel_hi4:
; VENTUS-NEXT: auipc t1, %pcrel_hi(.LBB2_7)
; VENTUS-NEXT: setrpc zero, t1, %pcrel_lo(.Lpcrel_hi4)
; VENTUS-NEXT: regext zero, zero, 8
; VENTUS-NEXT: vblt v33, v1, .LBB2_7
; VENTUS-NEXT: # %bb.1: # %if.else
; VENTUS-NEXT: li t0, 17
; VENTUS-NEXT: vmv.v.x v0, t0
; VENTUS-NEXT: regext zero, zero, 64
; VENTUS-NEXT: .Lpcrel_hi5:
; VENTUS-NEXT: auipc t1, %pcrel_hi(.LBB2_7)
; VENTUS-NEXT: setrpc zero, t1, %pcrel_lo(.Lpcrel_hi5)
; VENTUS-NEXT: regext zero, zero, 64
; VENTUS-NEXT: vbltu v0, v33, .LBB2_4
; VENTUS-NEXT: # %bb.2: # %if.then2
; VENTUS-NEXT: li t0, 1
; VENTUS-NEXT: vmv.v.x v0, t0
; VENTUS-NEXT: call _Z13get_global_idj
; VENTUS-NEXT: regext zero, zero, 64
; VENTUS-NEXT: .Lpcrel_hi6:
; VENTUS-NEXT: auipc t1, %pcrel_hi(.LBB2_6)
; VENTUS-NEXT: setrpc zero, t1, %pcrel_lo(.Lpcrel_hi6)
; VENTUS-NEXT: regext zero, zero, 64
; VENTUS-NEXT: vblt v0, v33, .LBB2_5
; VENTUS-NEXT: # %bb.3: # %if.then2
; VENTUS-NEXT: li t0, 23