OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 2
Code Issues Packages Projects Releases Wiki Activity

[VENTUS][RISCV][Fix] Add PseudoBR when converge return bb in InsertJoinToVBranch pass.

This commit is contained in:
yanming 2023-06-30 12:03:25 +08:00
parent fe3244b577
commit 41564530d5
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/lib/Target/RISCV/VentusInsertJoinToVBranch.cpp
View File

@ -191,6 +191,8 @@ bool VentusInsertJoinToVBranch::convergeReturnBlock(MachineFunction &MF) {
auto &RetMI = RetBB->back(); auto &RetMI = RetBB->back();
assert(RetMI.getOpcode() == RISCV::PseudoRET && "Unexpected opcode"); assert(RetMI.getOpcode() == RISCV::PseudoRET && "Unexpected opcode");
RetMI.eraseFromParent(); RetMI.eraseFromParent();
if (RetBB->getFallThrough() != NewRetBB)
BuildMI(RetBB, DebugLoc(), TII->get(RISCV::PseudoBR)).addMBB(NewRetBB);
RetBB->addSuccessor(NewRetBB); RetBB->addSuccessor(NewRetBB);
} }