22 lines
1.2 KiB
ReStructuredText
22 lines
1.2 KiB
ReStructuredText
RISCV硬件相关
|
|
=========================
|
|
|
|
Quick Reference
|
|
-------------------
|
|
- `Registers & ABI <https://five-embeddev.com/quickref/regs_abi.html>`_
|
|
- `Interrupt <https://five-embeddev.com/quickref/interrupts.html>`_
|
|
- `ISA & Extensions <https://five-embeddev.com/quickref/isa_ext.html>`_
|
|
- `Toolchain <https://five-embeddev.com/quickref/tools.html>`_
|
|
- `Control and Status Registers (CSRs) <https://five-embeddev.com/quickref/csrs.html>`_
|
|
- `Accessing CSRs <https://five-embeddev.com/quickref/csrs-access.html>`_
|
|
- `Assembler & Instructions <https://five-embeddev.com/quickref/instructions.html>`_
|
|
|
|
ISA
|
|
------------------------
|
|
|
|
- `User-Level ISA, Version 1.12 <https://five-embeddev.com/riscv-isa-manual/latest/riscv-spec.html>`_
|
|
- `4 Supervisor-Level ISA, Version 1.12 <https://five-embeddev.com/riscv-isa-manual/latest/supervisor.html>`_
|
|
- `Vector Extension <https://five-embeddev.com/riscv-v-spec/draft/v-spec.html>`_
|
|
- `RISC-V Bitmanip Extension <https://five-embeddev.com/riscv-bitmanip/draft/bitmanip.html>`_
|
|
- `External Debug <https://five-embeddev.com/riscv-debug-spec/latest/riscv-debug-spec.html>`_
|
|
- `ISA Resources <https://five-embeddev.com/riscv-isa-manual/>`_ |