

R-type:整数计算里的所有 R-R 计算，CSR 指令

I-type:整数计算里的所有 I-R 计算，JALR，LOAD，内存模型，环境调用与断点

S-type(B-type):STORE (条件分支指令)

U-type(J-type):整数计算里的 LUI, AUIPC 计算 (函数调用指令 JAL)

整数计算

**ADD** [sign-extended Immediate] addi 实现了伪指令 mv, sext.w  
**SUBtract**

**AND** [sign-extended Immediate]  
**OR** [sign-extended Immediate]  
**XOR** [sign-extended Immediate] xorl 实现了伪指令 not

**ShiftLeft** Logical [unsigned Immediate]  
**ShiftRight** Logical [unsigned Immediate]  
**ShiftRight** Arithmetic [unsigned Immediate]

**LoadUpperUnsignedImmediate** 推测 LUI 和 ADDI 结合实现伪指令 li

**AddUpperUnsignedImmediateToPC** AUIPC 和其它指令结合，可实现伪指令 la, load, store, call, tail

**SetLessThan** [Unsigned]  
**SetLessThanImmediate** [Unsigned] sltiu 实现了伪指令 seqz

控制流

**JumpAndLink[Register]** 子程序调用(JAL)与返回(JALR)

**BranchEQual**  
**BranchNotEqual**  
**BranchLessThan[Unsigned]** blt[u]实现了伪指令 bgt[u]  
**BranchGreaterEqual[Unsigned]** bge[u]实现了伪指令 ble[u]

内存读写(仅 Load 和 Store 指令可读写内存)

**LoadWord**  
**LoadHalfword** [Unsigned extend]  
**LoadByte** [Unsigned extend]  
**StoreWord**  
**StoreHalfword**  
**StoreByte**

内存模型

**FENCE** Load & Store  
**FENCE.Instruction** & Data

CSR 指令

**CSRRead & Write** [unsigned Immediate]  
**CSRRead & Set Bits** [unsigned Immediate]  
**CSRRead & Clear Bits** [unsigned Immediate]

**ReaDCYCLE** [High] 由 csrrs 实现的伪指令  
**ReaDTIME** [High] 由 csrrs 实现的伪指令  
**ReaDINSTRET** [High] 由 csrrs 实现的伪指令

环境调用与断点

**EnvironmentCALL**  
**EnvironmentBREAK**

## 通用寄存器

<b>ZERO</b>	x0	提供常数或丢弃结果，实现了伪指令 nop, neg, negw, snez, sltz, sgtz, beqz, bnez, blez, bgez, bltz, bgtz, j, jr, ret, csrr, csrw[i], csrs[i], csrc[i]
<b>RetureAddress</b>	x1	
<b>StackPointer</b>	x2	
<b>GlobalPointer</b>	x3	
<b>ThreadPointer</b>	x4	
<b>FramePointer</b>	x8	
<b>Temporary0-6</b>	x5-7,x28-31	
<b>Saved0-11</b>	x8-9,x18-27	
<b>FunctionArguments0-7</b>	x10-x17	

## CSR 寄存器

**machine vendor id**  
**machine architecture id**  
**machine implementation id**  
**machine hardware thread id**

[u | s | m] **status**  
[u | s | m] **interrupt enable**  
[u | s | m] **trap vector base address**  
[s | m] **exception delegation**  
[s | m] **interrupt delegation**  
[s | m] **counter enable**

[u | s | m] **scratch**  
[u | s | m] **exception program counter**  
[u | s | m] **trap cause**  
[u | s | m] **trap value**  
[u | s | m] **interrupt pending**

[s] **address translation & protection**  
physical **memory protection configuration0-3** (M-mode)  
physical **memory protection address0-15** (M-mode)

[ | m] **cycle** counter [high] (U or M)  
[ | m] **timer** [high] (U or M)  
[ | m] **instructions-retired** counter [high] (U or M)  
[ | m] **hardware performance-monitoring counter3-31** [high] (U or M)  
**machine hardware performance-monitoring event selector3-31**

<b>la rd, symbol</b>	auipc rd, symbol[31:12] ; addi rd, rd, symbol[11:0]
<b>l{b h w d} rd, symbol</b>	auipc rd, symbol[31:12] ; l{b h w d} rd, symbol[11:0](rd)
<b>s{b h w d} rd, symbol, rt</b>	auipc rd, symbol[31:12] ; s{b h w d} rd, symbol[11:0](rt)
<b>nop</b>	addi x0, x0, 0
<b>li rd, immediate</b>	
<b>mv rd, rs</b>	<b>addi rd, rs, 0</b>
<b>not rd, rs</b>	<b>xori rd, rs, -1</b>
<b>neg rd, rs</b>	<b>sub rd, x0, rs</b>
<b>negw rd, rs</b>	<b>subw rd, x0, rs</b>
<b>sext.w rd, rs</b>	<b>addiw rd, rs, 0</b>
<b>seqz rd, rs</b>	<b>sltiu rd, rs, 1</b>
<b>snez rd, rs</b>	<b>sltu rd, x0, rs</b>
<b>sltz rd, rs</b>	<b>slt rd, rs, x0</b>
<b>sgtz rd, rs</b>	<b>slt rd, x0, rs</b>
<b>beqz rs, offset</b>	<b>beq rs, x0, offset</b>
<b>bnez rs, offset</b>	<b>bne rs, x0, offset</b>
<b>blez rs, offset</b>	<b>bge x0, rs, offset</b>
<b>bgez rs, offset</b>	<b>bge rs, x0, offset</b>
<b>bltz rs, offset</b>	<b>blt rs, x0, offset</b>
<b>bgtz rs, offset</b>	<b>blt x0, rs, offset</b>
<b>bgt rs, rt, offset</b>	<b>blt rt, rs, offset</b>
<b>ble rs, rt, offset</b>	<b>bge rt, rs, offset</b>
<b>bgtu rs, rt, offset</b>	<b>bltu rt, rs, offset</b>
<b>bleu rs, rt, offset</b>	<b>bgeu rt, rs, offset</b>
<b>j offset</b>	<b>jal x0, offset</b>
<b>jal offset</b>	<b>jal x1, offset</b>
<b>jr rs</b>	<b>jalr x0, rs, 0</b>
<b>jalr rs</b>	<b>jalr x1, rs, 0</b>
<b>ret</b>	<b>jalr x0, x1, 0</b>
<b>call offset</b>	<b>auipc x6, offset[31:12] ; jalr x1, x6, offset[11:0]</b>
<b>tail offset</b>	<b>auipc x6, offset[31:12] ; jalr x0, x6, offset[11:0]</b>
<b>fence</b>	<b>fence iorw, iorw</b>
<b>rdinstret[h] rd</b>	<b>csrrs rd, instret[h], x0</b>
<b>rdcycle[h] rd</b>	<b>csrrs rd, cycle[h], x0</b>
<b>rdtime[h] rd</b>	<b>csrrs rd, time[h], x0</b>
<b>csrr rd, csr</b>	<b>csrrs rd, csr, x0</b>
<b>csrwr csr, rs</b>	<b>csrrw x0, csr, rs</b>
<b>csrs csr, rs</b>	<b>csrrs x0, csr, rs</b>
<b>csrc csr, rs</b>	<b>csrrc x0, csr, rs</b>
<b>csrwi csr, imm</b>	<b>csrrwi x0, csr, imm</b>
<b>csrsi csr, imm</b>	<b>csrrsi x0, csr, imm</b>
<b>csrci csr, imm</b>	<b>csrrci x0, csr, imm</b>