

R-type:整数计算里的所有 R-R 计算, CSR 指令

I-type:整数计算里的所有 I-R 计算, JALR, LOAD, 内存模型, 环境调用与断点

S-type(B-type):STORE (条件分支指令)

U-type(J-type):整数计算里的 LUI, AUIPC 计算 (函数调用指令 JAL)

整数计算

ADD [sign-extended Immediate] addi 实现了伪指令 mv, sext.w
SUBtract

AND [sign-extended Immediate]
OR [sign-extended Immediate]
XOR [sign-extended Immediate] xori 实现了伪指令 not

ShiftLeft Logical [unsigned Immediate]
ShiftRight Logical [unsigned Immediate]
ShiftRight Arithmetic [unsigned Immediate]

LoadUpperUnsignedImmediate 推测 LUI 和 ADDI 结合实现伪指令 li

AddUpperUnsignedImmediateToPC AUIPC 和其它指令结合, 可实现伪指令 la, load, store, call, tail

SetLessThan [Unsigned]
SetLessThanImmediate [Unsigned] sltiu 实现了伪指令 seqz

控制流

JumpAndLink[Register] 子程序调用(JAL)与返回(JALR)

BranchEqual
BranchNotEqual
BranchLessThan[Unsigned] blt[u]实现了伪指令 bgt[u]
BranchGreaterEqual[Unsigned] bge[u]实现了伪指令 ble[u]

内存读写(仅 Load 和 Store 指令可读写内存)

LoadWord
LoadHalfword [Unsigned extend]
LoadByte [Unsigned extend]
StoreWord
StoreHalfword
StoreByte

内存模型

FENCE Load & Store
FENCE.Instruction & Data

CSR 指令

CSRRead & Write [unsigned Immediate]
CSRRead & Set Bits [unsigned Immediate]
CSRRead & Clear Bits [unsigned Immediate]

ReaDCYCLE [High] 由 csrrs 实现的伪指令
ReaDTIME [High] 由 csrrs 实现的伪指令
ReaDINSTRET [High] 由 csrrs 实现的伪指令

环境调用与断点

EnvironmentCALL
EnvironmentBREAK

通用寄存器

ZERO x0 提供常数或丢弃结果，实现了伪指令 nop, neg, negw, snez, sltz, sgtz, beqz, bnez, blez, bgez, bltz, bgtz, j, jr, ret, csrr, csrw[i], csrs[i], csrc[i]
ReturnAddress x1
StackPointer x2
GlobalPointer x3
ThreadPointer x4
FramePointer x8
Temporary0-6 x5-7,x28-31
Saved0-11 x8-9,x18-27
FunctionArguments0-7 x10-x17

CSR 寄存器

machine **vendor id**
machine **architecture id**
machine **implementation id**
machine **hardware thread id**

[u | s | m] **status**
[u | s | m] **interrupt enable**
[u | s | m] **trap vector base address**
[s | m] **exception delegation**
[s | m] **interrupt delegation**
[s | m] **counter enable**

[u | s | m] **scratch**
[u | s | m] **exception program counter**
[u | s | m] **trap cause**
[u | s | m] **trap value**
[u | s | m] **interrupt pending**

[s] **address translation & protection**
physical memory protection configuration0-3 (M-mode)
physical memory protection address0-15 (M-mode)

[| m] **cycle counter [high]** (U or M)
[| m] **timer [high]** (U or M)
[| m] **instructions-retired counter [high]** (U or M)
[| m] **hardware performance-monitoring counter3-31 [high]** (U or M)
machine **hardware performance-monitoring event selector3-31**

la rd, symbol	auipc rd, symbol[31:12] ; addi rd, rd, symbol[11:0]
l{b h w d} rd, symbol	auipc rd, symbol[31:12] ; l{b h w d} rd, symbol[11:0](rd)
s{b h w d} rd, symbol, rt	auipc rd, symbol[31:12] ; s{b h w d} rd, symbol[11:0](rt)
nop	addi x0, x0, 0
li rd, immediate	
mv rd, rs	addi rd, rs, 0
not rd, rs	xori rd, rs, -1
neg rd, rs	sub rd, x0, rs
negw rd, rs	subw rd, x0, rs
sext.w rd, rs	addiw rd, rs, 0
seqz rd, rs	sltiu rd, rs, 1
snez rd, rs	sltu rd, x0, rs
sltz rd, rs	slt rd, rs, x0
sgtz rd, rs	slt rd, x0, rs
beqz rs, offset	beq rs, x0, offset
bnez rs, offset	bne rs, x0, offset
blez rs, offset	bge x0, rs, offset
bgez rs, offset	bge rs, x0, offset
bltz rs, offset	blt rs, x0, offset
bgtz rs, offset	blt x0, rs, offset
bgt rs, rt, offset	blt rt, rs, offset
ble rs, rt, offset	bge rt, rs, offset
bgtu rs, rt, offset	bltu rt, rs, offset
bleu rs, rt, offset	bgeu rt, rs, offset
j offset	jal x0, offset
jal offset	jal x1, offset
jr rs	jalr x0, rs, 0
jalr rs	jalr x1, rs, 0
ret	jalr x0, x1, 0
call offset	auipc x6, offset[31:12] ; jalr x1, x6, offset[11:0]
tail offset	auipc x6, offset[31:12] ; jalr x0, x6, offset[11:0]
fence	fence iorw, iorw
rdinstret[h] rd	csrrs rd, instret[h], x0
rdcycle[h] rd	csrrs rd, cycle[h], x0
rdtime[h] rd	csrrs rd, time[h], x0
csrr rd, csr	csrrs rd, csr, x0
csrw csr, rs	csrrw x0, csr, rs
csrs csr, rs	csrrs x0, csr, rs
csrc csr, rs	csrrc x0, csr, rs
csrwi csr, imm	csrrwi x0, csr, imm
csrsi csr, imm	csrrsi x0, csr, imm
csrci csr, imm	csrrci x0, csr, imm