forked from OSchip/llvm-project
43 lines
1.4 KiB
C++
43 lines
1.4 KiB
C++
//===- HexagonMachineScheduler.h - Custom Hexagon MI scheduler --*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Custom Hexagon MI scheduler.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_HEXAGON_HEXAGONMACHINESCHEDULER_H
|
|
#define LLVM_LIB_TARGET_HEXAGON_HEXAGONMACHINESCHEDULER_H
|
|
|
|
#include "llvm/CodeGen/MachineScheduler.h"
|
|
#include "llvm/CodeGen/RegisterPressure.h"
|
|
#include "llvm/CodeGen/TargetSubtargetInfo.h"
|
|
#include "llvm/CodeGen/VLIWMachineScheduler.h"
|
|
|
|
namespace llvm {
|
|
|
|
class SUnit;
|
|
|
|
class HexagonVLIWResourceModel : public VLIWResourceModel {
|
|
public:
|
|
using VLIWResourceModel::VLIWResourceModel;
|
|
bool hasDependence(const SUnit *SUd, const SUnit *SUu) override;
|
|
};
|
|
|
|
class HexagonConvergingVLIWScheduler : public ConvergingVLIWScheduler {
|
|
protected:
|
|
VLIWResourceModel *
|
|
createVLIWResourceModel(const TargetSubtargetInfo &STI,
|
|
const TargetSchedModel *SchedModel) const override;
|
|
int SchedulingCost(ReadyQueue &Q, SUnit *SU, SchedCandidate &Candidate,
|
|
RegPressureDelta &Delta, bool verbose) override;
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif // LLVM_LIB_TARGET_HEXAGON_HEXAGONMACHINESCHEDULER_H
|