kyfx
/
SpinalDoc-RTD
mirror of https://github.com/SpinalHDL/SpinalDoc-RTD.git
3
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

update .pot files

This commit is contained in:
GiHub Action Bot 2025-04-02 05:51:09 +00:00
parent 3faab9cfdf
commit 98064d657e
1 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
source/locale/gettext/SpinalHDL/Sequential logic/memory.pot
View File

@ -8,7 +8,7 @@ msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-01-06 12:16+0000\n"
"POT-Creation-Date: 2025-04-02 05:51+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
@ -370,42 +370,42 @@ msgstr ""
msgid "Shown below are the VHDL definitions of the standard blackboxes used in SpinalHDL:"
msgstr ""
#: ../../SpinalHDL/Sequential logic/memory.rst:365
#: ../../SpinalHDL/Sequential logic/memory.rst:366
msgid "As you can see, blackboxes have a technology parameter. To set it, you can use the ``setTechnology`` function on the corresponding memory. There are currently 4 kinds of technologies possible:"
msgstr ""
#: ../../SpinalHDL/Sequential logic/memory.rst:368
#: ../../SpinalHDL/Sequential logic/memory.rst:369
msgid "``auto``"
msgstr ""
#: ../../SpinalHDL/Sequential logic/memory.rst:369
#: ../../SpinalHDL/Sequential logic/memory.rst:370
msgid "``ramBlock``"
msgstr ""
#: ../../SpinalHDL/Sequential logic/memory.rst:370
#: ../../SpinalHDL/Sequential logic/memory.rst:371
msgid "``distributedLut``"
msgstr ""
#: ../../SpinalHDL/Sequential logic/memory.rst:371
#: ../../SpinalHDL/Sequential logic/memory.rst:372
msgid "``registerFile``"
msgstr ""
#: ../../SpinalHDL/Sequential logic/memory.rst:373
#: ../../SpinalHDL/Sequential logic/memory.rst:374
msgid "Blackboxing can insert HDL attributes if ``SpinalConfig#setDevice(Device)`` has been configured for your device-vendor."
msgstr ""
#: ../../SpinalHDL/Sequential logic/memory.rst:376
#: ../../SpinalHDL/Sequential logic/memory.rst:377
msgid "The resulting HDL attributes might look like:"
msgstr ""
#: ../../SpinalHDL/Sequential logic/memory.rst:383
#: ../../SpinalHDL/Sequential logic/memory.rst:384
msgid "SpinalHDL tries to support many common memory types provided by well known vendors and devices, however this is an ever moving landscape and project requirements can be very specific in this area."
msgstr ""
#: ../../SpinalHDL/Sequential logic/memory.rst:387
#: ../../SpinalHDL/Sequential logic/memory.rst:388
msgid "If this is important to your design flow then check the output HDL for the expected attributes/generic insertion, while consulting your vendor's platform documentation."
msgstr ""
#: ../../SpinalHDL/Sequential logic/memory.rst:391
#: ../../SpinalHDL/Sequential logic/memory.rst:392
msgid "HDL attributes can also be added manually using the `addAttribute()` :ref:`addAttribute <vhdl-and-verilog-attributes>` mechanism."
msgstr ""