mirror of https://github.com/microsoft/clang.git
[Hexagon] Remove default values from lambda parameters
git-svn-id: https://llvm.org/svn/llvm-project/cfe/trunk@329394 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
e2fbe37780
commit
0a1726abd9
|
@ -10774,7 +10774,7 @@ Value *CodeGenFunction::EmitHexagonBuiltinExpr(unsigned BuiltinID,
|
||||||
SmallVector<llvm::Value *, 4> Ops;
|
SmallVector<llvm::Value *, 4> Ops;
|
||||||
Intrinsic::ID ID = Intrinsic::not_intrinsic;
|
Intrinsic::ID ID = Intrinsic::not_intrinsic;
|
||||||
|
|
||||||
auto MakeCircLd = [&](unsigned IntID, bool HasImm = true) {
|
auto MakeCircLd = [&](unsigned IntID, bool HasImm) {
|
||||||
// The base pointer is passed by address, so it needs to be loaded.
|
// The base pointer is passed by address, so it needs to be loaded.
|
||||||
Address BP = EmitPointerWithAlignment(E->getArg(0));
|
Address BP = EmitPointerWithAlignment(E->getArg(0));
|
||||||
BP = Address(Builder.CreateBitCast(BP.getPointer(), Int8PtrPtrTy),
|
BP = Address(Builder.CreateBitCast(BP.getPointer(), Int8PtrPtrTy),
|
||||||
|
@ -10799,7 +10799,7 @@ Value *CodeGenFunction::EmitHexagonBuiltinExpr(unsigned BuiltinID,
|
||||||
return Builder.CreateExtractValue(Result, 0);
|
return Builder.CreateExtractValue(Result, 0);
|
||||||
};
|
};
|
||||||
|
|
||||||
auto MakeCircSt = [&](unsigned IntID, bool HasImm = true) {
|
auto MakeCircSt = [&](unsigned IntID, bool HasImm) {
|
||||||
// The base pointer is passed by address, so it needs to be loaded.
|
// The base pointer is passed by address, so it needs to be loaded.
|
||||||
Address BP = EmitPointerWithAlignment(E->getArg(0));
|
Address BP = EmitPointerWithAlignment(E->getArg(0));
|
||||||
BP = Address(Builder.CreateBitCast(BP.getPointer(), Int8PtrPtrTy),
|
BP = Address(Builder.CreateBitCast(BP.getPointer(), Int8PtrPtrTy),
|
||||||
|
@ -10907,49 +10907,49 @@ Value *CodeGenFunction::EmitHexagonBuiltinExpr(unsigned BuiltinID,
|
||||||
return Builder.CreateExtractValue(Result, 0);
|
return Builder.CreateExtractValue(Result, 0);
|
||||||
}
|
}
|
||||||
case Hexagon::BI__builtin_HEXAGON_L2_loadrub_pci:
|
case Hexagon::BI__builtin_HEXAGON_L2_loadrub_pci:
|
||||||
return MakeCircLd(Intrinsic::hexagon_L2_loadrub_pci);
|
return MakeCircLd(Intrinsic::hexagon_L2_loadrub_pci, /*HasImm*/true);
|
||||||
case Hexagon::BI__builtin_HEXAGON_L2_loadrb_pci:
|
case Hexagon::BI__builtin_HEXAGON_L2_loadrb_pci:
|
||||||
return MakeCircLd(Intrinsic::hexagon_L2_loadrb_pci);
|
return MakeCircLd(Intrinsic::hexagon_L2_loadrb_pci, /*HasImm*/true);
|
||||||
case Hexagon::BI__builtin_HEXAGON_L2_loadruh_pci:
|
case Hexagon::BI__builtin_HEXAGON_L2_loadruh_pci:
|
||||||
return MakeCircLd(Intrinsic::hexagon_L2_loadruh_pci);
|
return MakeCircLd(Intrinsic::hexagon_L2_loadruh_pci, /*HasImm*/true);
|
||||||
case Hexagon::BI__builtin_HEXAGON_L2_loadrh_pci:
|
case Hexagon::BI__builtin_HEXAGON_L2_loadrh_pci:
|
||||||
return MakeCircLd(Intrinsic::hexagon_L2_loadrh_pci);
|
return MakeCircLd(Intrinsic::hexagon_L2_loadrh_pci, /*HasImm*/true);
|
||||||
case Hexagon::BI__builtin_HEXAGON_L2_loadri_pci:
|
case Hexagon::BI__builtin_HEXAGON_L2_loadri_pci:
|
||||||
return MakeCircLd(Intrinsic::hexagon_L2_loadri_pci);
|
return MakeCircLd(Intrinsic::hexagon_L2_loadri_pci, /*HasImm*/true);
|
||||||
case Hexagon::BI__builtin_HEXAGON_L2_loadrd_pci:
|
case Hexagon::BI__builtin_HEXAGON_L2_loadrd_pci:
|
||||||
return MakeCircLd(Intrinsic::hexagon_L2_loadrd_pci);
|
return MakeCircLd(Intrinsic::hexagon_L2_loadrd_pci, /*HasImm*/true);
|
||||||
case Hexagon::BI__builtin_HEXAGON_L2_loadrub_pcr:
|
case Hexagon::BI__builtin_HEXAGON_L2_loadrub_pcr:
|
||||||
return MakeCircLd(Intrinsic::hexagon_L2_loadrub_pcr, /*HasImm=*/false);
|
return MakeCircLd(Intrinsic::hexagon_L2_loadrub_pcr, /*HasImm*/false);
|
||||||
case Hexagon::BI__builtin_HEXAGON_L2_loadrb_pcr:
|
case Hexagon::BI__builtin_HEXAGON_L2_loadrb_pcr:
|
||||||
return MakeCircLd(Intrinsic::hexagon_L2_loadrb_pcr, /*HasImm=*/false);
|
return MakeCircLd(Intrinsic::hexagon_L2_loadrb_pcr, /*HasImm*/false);
|
||||||
case Hexagon::BI__builtin_HEXAGON_L2_loadruh_pcr:
|
case Hexagon::BI__builtin_HEXAGON_L2_loadruh_pcr:
|
||||||
return MakeCircLd(Intrinsic::hexagon_L2_loadruh_pcr, /*HasImm=*/false);
|
return MakeCircLd(Intrinsic::hexagon_L2_loadruh_pcr, /*HasImm*/false);
|
||||||
case Hexagon::BI__builtin_HEXAGON_L2_loadrh_pcr:
|
case Hexagon::BI__builtin_HEXAGON_L2_loadrh_pcr:
|
||||||
return MakeCircLd(Intrinsic::hexagon_L2_loadrh_pcr, /*HasImm=*/false);
|
return MakeCircLd(Intrinsic::hexagon_L2_loadrh_pcr, /*HasImm*/false);
|
||||||
case Hexagon::BI__builtin_HEXAGON_L2_loadri_pcr:
|
case Hexagon::BI__builtin_HEXAGON_L2_loadri_pcr:
|
||||||
return MakeCircLd(Intrinsic::hexagon_L2_loadri_pcr, /*HasImm=*/false);
|
return MakeCircLd(Intrinsic::hexagon_L2_loadri_pcr, /*HasImm*/false);
|
||||||
case Hexagon::BI__builtin_HEXAGON_L2_loadrd_pcr:
|
case Hexagon::BI__builtin_HEXAGON_L2_loadrd_pcr:
|
||||||
return MakeCircLd(Intrinsic::hexagon_L2_loadrd_pcr, /*HasImm=*/false);
|
return MakeCircLd(Intrinsic::hexagon_L2_loadrd_pcr, /*HasImm*/false);
|
||||||
case Hexagon::BI__builtin_HEXAGON_S2_storerb_pci:
|
case Hexagon::BI__builtin_HEXAGON_S2_storerb_pci:
|
||||||
return MakeCircSt(Intrinsic::hexagon_S2_storerb_pci);
|
return MakeCircSt(Intrinsic::hexagon_S2_storerb_pci, /*HasImm*/true);
|
||||||
case Hexagon::BI__builtin_HEXAGON_S2_storerh_pci:
|
case Hexagon::BI__builtin_HEXAGON_S2_storerh_pci:
|
||||||
return MakeCircSt(Intrinsic::hexagon_S2_storerh_pci);
|
return MakeCircSt(Intrinsic::hexagon_S2_storerh_pci, /*HasImm*/true);
|
||||||
case Hexagon::BI__builtin_HEXAGON_S2_storerf_pci:
|
case Hexagon::BI__builtin_HEXAGON_S2_storerf_pci:
|
||||||
return MakeCircSt(Intrinsic::hexagon_S2_storerf_pci);
|
return MakeCircSt(Intrinsic::hexagon_S2_storerf_pci, /*HasImm*/true);
|
||||||
case Hexagon::BI__builtin_HEXAGON_S2_storeri_pci:
|
case Hexagon::BI__builtin_HEXAGON_S2_storeri_pci:
|
||||||
return MakeCircSt(Intrinsic::hexagon_S2_storeri_pci);
|
return MakeCircSt(Intrinsic::hexagon_S2_storeri_pci, /*HasImm*/true);
|
||||||
case Hexagon::BI__builtin_HEXAGON_S2_storerd_pci:
|
case Hexagon::BI__builtin_HEXAGON_S2_storerd_pci:
|
||||||
return MakeCircSt(Intrinsic::hexagon_S2_storerd_pci);
|
return MakeCircSt(Intrinsic::hexagon_S2_storerd_pci, /*HasImm*/true);
|
||||||
case Hexagon::BI__builtin_HEXAGON_S2_storerb_pcr:
|
case Hexagon::BI__builtin_HEXAGON_S2_storerb_pcr:
|
||||||
return MakeCircSt(Intrinsic::hexagon_S2_storerb_pcr, /*HasImm=*/false);
|
return MakeCircSt(Intrinsic::hexagon_S2_storerb_pcr, /*HasImm*/false);
|
||||||
case Hexagon::BI__builtin_HEXAGON_S2_storerh_pcr:
|
case Hexagon::BI__builtin_HEXAGON_S2_storerh_pcr:
|
||||||
return MakeCircSt(Intrinsic::hexagon_S2_storerh_pcr, /*HasImm=*/false);
|
return MakeCircSt(Intrinsic::hexagon_S2_storerh_pcr, /*HasImm*/false);
|
||||||
case Hexagon::BI__builtin_HEXAGON_S2_storerf_pcr:
|
case Hexagon::BI__builtin_HEXAGON_S2_storerf_pcr:
|
||||||
return MakeCircSt(Intrinsic::hexagon_S2_storerf_pcr, /*HasImm=*/false);
|
return MakeCircSt(Intrinsic::hexagon_S2_storerf_pcr, /*HasImm*/false);
|
||||||
case Hexagon::BI__builtin_HEXAGON_S2_storeri_pcr:
|
case Hexagon::BI__builtin_HEXAGON_S2_storeri_pcr:
|
||||||
return MakeCircSt(Intrinsic::hexagon_S2_storeri_pcr, /*HasImm=*/false);
|
return MakeCircSt(Intrinsic::hexagon_S2_storeri_pcr, /*HasImm*/false);
|
||||||
case Hexagon::BI__builtin_HEXAGON_S2_storerd_pcr:
|
case Hexagon::BI__builtin_HEXAGON_S2_storerd_pcr:
|
||||||
return MakeCircSt(Intrinsic::hexagon_S2_storerd_pcr, /*HasImm=*/false);
|
return MakeCircSt(Intrinsic::hexagon_S2_storerd_pcr, /*HasImm*/false);
|
||||||
case Hexagon::BI__builtin_brev_ldub:
|
case Hexagon::BI__builtin_brev_ldub:
|
||||||
return MakeBrevLd(Intrinsic::hexagon_L2_loadrub_pbr, Int8Ty);
|
return MakeBrevLd(Intrinsic::hexagon_L2_loadrub_pbr, Int8Ty);
|
||||||
case Hexagon::BI__builtin_brev_ldb:
|
case Hexagon::BI__builtin_brev_ldb:
|
||||||
|
|
Loading…
Reference in New Issue