This website requires JavaScript.
Explore
Help
Sign In
VeniVidiVici
/
nvboard
mirror of
https://github.com/NJU-ProjectN/nvboard.git
Watch
1
Star
0
Fork
You've already forked nvboard
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
f38aa2ac97
nvboard
/
example
/
vsrc
/
uart.v
7 lines
69 B
Verilog
Raw
Blame
History
module
uart
(
output
tx
,
input
rx
)
;
assign
tx
=
rx
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink