.. |
CMakeLists.txt
|
…
|
|
RISCVAsmBackend.cpp
|
[MC] llvm::Optional => std::optional
|
2022-12-04 21:36:08 +00:00 |
RISCVAsmBackend.h
|
[MC] llvm::Optional => std::optional
|
2022-12-04 21:36:08 +00:00 |
RISCVBaseInfo.cpp
|
Fix build error. Now we can have initial divergent execution code generated as expected.
|
2022-12-20 09:41:21 +08:00 |
RISCVBaseInfo.h
|
[VENTUS][fix] Support the regexti instruction
|
2024-01-23 09:59:51 +08:00 |
RISCVELFObjectWriter.cpp
|
[RISCV] Assemble `call foo` to R_RISCV_CALL_PLT
|
2022-09-13 18:47:55 -07:00 |
RISCVELFStreamer.cpp
|
[RISCV] Support .variant_cc directive for the assembler.
|
2022-12-05 12:13:43 +08:00 |
RISCVELFStreamer.h
|
[RISCV] Support .variant_cc directive for the assembler.
|
2022-12-05 12:13:43 +08:00 |
RISCVFixupKinds.h
|
[RISCV][NFC] Use nested namespace definations.
|
2022-08-13 09:56:59 +08:00 |
RISCVInstPrinter.cpp
|
Turn on ABI register naming
|
2023-01-03 11:36:49 +08:00 |
RISCVInstPrinter.h
|
…
|
|
RISCVMCAsmInfo.cpp
|
…
|
|
RISCVMCAsmInfo.h
|
…
|
|
RISCVMCCodeEmitter.cpp
|
Fix some build warnings
|
2023-01-19 09:45:27 +08:00 |
RISCVMCExpr.cpp
|
…
|
|
RISCVMCExpr.h
|
…
|
|
RISCVMCObjectFileInfo.cpp
|
[RISCV] Add CodeGen support and MC testcase of RISCV Zca Extension
|
2022-11-22 17:22:26 +08:00 |
RISCVMCObjectFileInfo.h
|
…
|
|
RISCVMCTargetDesc.cpp
|
Update Ventus GPGPU ABI: X4 as stack pointer, V0-V31 as arguments registers etc
|
2022-12-28 13:11:22 +08:00 |
RISCVMCTargetDesc.h
|
[CodeGen] Move instruction predicate verification to emitInstruction
|
2022-07-14 09:33:28 +01:00 |
RISCVMatInt.cpp
|
[RISCV] Use findFirstSet instead of countTrailingZeros. NFC
|
2022-12-04 18:00:36 -08:00 |
RISCVMatInt.h
|
[RISCV] Add an operand kind to the opcode/imm returned from RISCVMatInt.
|
2022-05-24 14:56:29 -07:00 |
RISCVTargetStreamer.cpp
|
[RISCV] Support .variant_cc directive for the assembler.
|
2022-12-05 12:13:43 +08:00 |
RISCVTargetStreamer.h
|
[RISCV] Support .variant_cc directive for the assembler.
|
2022-12-05 12:13:43 +08:00 |