[VENTUS][RISCV] Skip TargetOpcode::KILL instruction in regext insertion pass.
This commit is contained in:
parent
bd1c51d245
commit
c0b7829a87
|
@ -67,6 +67,10 @@ bool VentusRegextInsertion::runOnMachineFunction(MachineFunction &MF) {
|
|||
bool VentusRegextInsertion::runOnMachineBasicBlock(MachineBasicBlock &MBB) {
|
||||
bool Modified = false;
|
||||
for (auto &MI : MBB) {
|
||||
// Skip KILL instruction
|
||||
if (MI.getOpcode() == TargetOpcode::KILL)
|
||||
continue;
|
||||
|
||||
Modified |= insertRegext(MBB, MI);
|
||||
}
|
||||
return Modified;
|
||||
|
|
Loading…
Reference in New Issue