OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 2
Code Issues Packages Projects Releases Wiki Activity

[X86] Remove unnecessary overrides for CBW/CWDE/CDQE/CMC instructions 

All of these match the default WriteALU schedule
This commit is contained in:
Simon Pilgrim 2022-11-14 10:58:20 +00:00
parent 3eacda4547
commit 814267e3ee
4 changed files with 4 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
llvm/lib/Target/X86/X86SchedHaswell.td
View File

@ -957,8 +957,7 @@ def HWWriteResGroup10 : SchedWriteRes<[HWPort0156]> {
let NumMicroOps = 1;
let ResourceCycles = [1];
}
def: InstRW<[HWWriteResGroup10], (instrs CBW, CWDE, CDQE,
CMC, STC,
def: InstRW<[HWWriteResGroup10], (instrs STC,
SGDT64m,
SIDT64m,
SMSW16m,

3
llvm/lib/Target/X86/X86SchedIceLake.td
View File

@ -727,8 +727,7 @@ def ICXWriteResGroup10 : SchedWriteRes<[ICXPort0156]> {
let NumMicroOps = 1;
let ResourceCycles = [1];
}
def: InstRW<[ICXWriteResGroup10], (instrs CBW, CWDE, CDQE,
CMC, STC,
def: InstRW<[ICXWriteResGroup10], (instrs STC,
SGDT64m,
SIDT64m,
SMSW16m,

3
llvm/lib/Target/X86/X86SchedSkylakeClient.td
View File

@ -689,8 +689,7 @@ def SKLWriteResGroup10 : SchedWriteRes<[SKLPort0156]> {
let NumMicroOps = 1;
let ResourceCycles = [1];
}
def: InstRW<[SKLWriteResGroup10], (instrs CBW, CWDE, CDQE,
CMC, STC,
def: InstRW<[SKLWriteResGroup10], (instrs STC,
SGDT64m,
SIDT64m,
SMSW16m,

3
llvm/lib/Target/X86/X86SchedSkylakeServer.td
View File

@ -709,8 +709,7 @@ def SKXWriteResGroup10 : SchedWriteRes<[SKXPort0156]> {
let NumMicroOps = 1;
let ResourceCycles = [1];
}
def: InstRW<[SKXWriteResGroup10], (instrs CBW, CWDE, CDQE,
CMC, STC,
def: InstRW<[SKXWriteResGroup10], (instrs STC,
SGDT64m,
SIDT64m,
SMSW16m,