OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 2
Code Issues Packages Projects Releases Wiki Activity

InferAddressSpaces: Switch tests to use opt -passes

This commit is contained in:
Matt Arsenault 2022-11-27 20:24:34 -05:00
parent a982f09567
commit 5651af896c
27 changed files with 28 additions and 28 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/address-space-id-funcs.ll
View File

@ -1,5 +1,5 @@
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces -instsimplify %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces,instsimplify %s | FileCheck %s
define amdgpu_kernel void @is_local_true(ptr addrspace(3) %lptr) {
; CHECK-LABEL: @is_local_true(

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/assumed-addrspace.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces -o - %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces -o - %s | FileCheck %s
@c0 = addrspace(4) global ptr undef

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/basic.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
; Trivial optimization of generic addressing

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/builtin-assumed-addrspace.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces -o - %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces -o - %s | FileCheck %s
; CHECK-LABEL: @f0
; CHECK: addrspacecast ptr {{%.*}} to ptr addrspace(3)

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/debug-info.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
; check that the debug locations are correctly propagated

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/icmp.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
; CHECK-LABEL: @icmp_flat_cmp_self(
; CHECK: %cmp = icmp eq ptr addrspace(3) %group.ptr.0, %group.ptr.0

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/infer-address-space.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
; Ports of most of test/CodeGen/NVPTX/access-non-generic.ll

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/infer-addrspacecast.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
; Test that pure addrspacecast instructions not directly connected to
; a memory operation are inferred.

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/infer-getelementptr.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
; Test that pure GetElementPtr instructions not directly connected to
; a memory operation are inferred.

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/insert-pos-assert.ll
View File

@ -1,5 +1,5 @@
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
; Addrspacecasts or bitcasts must be inserted after the instructions that define their uses.

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/intrinsics.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
; CHECK-LABEL: @objectsize_group_to_flat_i32(
; CHECK: %val = call i32 @llvm.objectsize.i32.p3(ptr addrspace(3) %group.ptr, i1 true, i1 false, i1 false)

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/issue53665.ll
View File

@ -1,5 +1,5 @@
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces -o - %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces -o - %s | FileCheck %s
; https://github.com/llvm/llvm-project/issues/53665
define i32 @addrspacecast_ptrtoint_inttoptr(ptr addrspace(1) %arg) {

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/mem-intrinsics.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
; CHECK-LABEL: @memset_group_to_flat(
; CHECK: call void @llvm.memset.p3.i64(ptr addrspace(3) align 4 %group.ptr, i8 4, i64 32, i1 false), !tbaa !0, !alias.scope !3, !noalias !6

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/no-flat-addrspace.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=amdgcn-mesa-mesa3d -mcpu=tahiti -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-mesa-mesa3d -mcpu=tahiti -passes=infer-address-spaces %s | FileCheck %s
; Make sure addrspace(0) is still treated as flat on targets without
; flat instructions. It's still flat, it just doesn't work.

4
llvm/test/Transforms/InferAddressSpaces/AMDGPU/noop-ptrint-pair.ll
View File

@ -1,5 +1,5 @@
; RUN: opt -mtriple=amdgcn-amd-amdhsa -S -o - -infer-address-spaces %s | FileCheck -check-prefixes=COMMON,AMDGCN %s
; RUN: opt -S -o - -infer-address-spaces -assume-default-is-flat-addrspace %s | FileCheck -check-prefixes=COMMON,NOTTI %s
; RUN: opt -mtriple=amdgcn-amd-amdhsa -S -o - -passes=infer-address-spaces %s | FileCheck -check-prefixes=COMMON,AMDGCN %s
; RUN: opt -S -o - -passes=infer-address-spaces -assume-default-is-flat-addrspace %s | FileCheck -check-prefixes=COMMON,NOTTI %s
target datalayout = "e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:32:32-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5-ni:7"

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/old-pass-regressions-inseltpoison.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -data-layout=A5 -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces %s | FileCheck %s
; RUN: opt -data-layout=A5 -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
; Regression tests from old HSAIL addrspacecast optimization pass

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/old-pass-regressions.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -data-layout=A5 -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces %s | FileCheck %s
; RUN: opt -data-layout=A5 -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
; Regression tests from old HSAIL addrspacecast optimization pass

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/ptrmask.ll
View File

@ -1,5 +1,5 @@
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces -instsimplify %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces,instsimplify %s | FileCheck %s
target datalayout = "e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:32:32-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5"

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/redundant-addrspacecast.ll
View File

@ -1,5 +1,5 @@
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
%0 = type { i8, i8, i8 }

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/select.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
; Instcombine pulls the addrspacecast out of the select, make sure
; this doesn't do something insane on non-canonical IR.

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/self-phi.ll
View File

@ -1,5 +1,5 @@
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -S -infer-address-spaces %s | FileCheck %s
; RUN: opt -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -S -passes=infer-address-spaces %s | FileCheck %s
define amdgpu_kernel void @phi_self(ptr addrspace(1) %arg) {
; CHECK-LABEL: @phi_self(

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/unreachable-code-assert.ll
View File

@ -1,5 +1,5 @@
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -S -infer-address-spaces %s | FileCheck %s
; RUN: opt -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -S -passes=infer-address-spaces %s | FileCheck %s
define amdgpu_kernel void @subclass_data_assert() {
; CHECK-LABEL: @subclass_data_assert(

2
llvm/test/Transforms/InferAddressSpaces/AMDGPU/volatile.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=infer-address-spaces %s | FileCheck %s
; Check that volatile users of addrspacecast are not replaced.

2
llvm/test/Transforms/InferAddressSpaces/NVPTX/bug31948.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=nvptx64-nvidia-cuda -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=nvptx64-nvidia-cuda -passes=infer-address-spaces %s | FileCheck %s
target datalayout = "e-i64:64-v16:16-v32:32-n16:32:64"

2
llvm/test/Transforms/InferAddressSpaces/NVPTX/builtin-assumed-addrspace.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -S -mtriple=nvptx64-nvidia-cuda -infer-address-spaces -o - %s | FileCheck %s
; RUN: opt -S -mtriple=nvptx64-nvidia-cuda -passes=infer-address-spaces -o - %s | FileCheck %s
; CHECK-LABEL: @f0
; CHECK: addrspacecast ptr {{%.*}} to ptr addrspace(4)

2
llvm/test/Transforms/InferAddressSpaces/NVPTX/clone_constexpr.ll
View File

@ -1,5 +1,5 @@
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -mtriple=nvptx64-nvidia-cuda -infer-address-spaces %s | FileCheck %s
; RUN: opt -S -mtriple=nvptx64-nvidia-cuda -passes=infer-address-spaces %s | FileCheck %s
%struct.S = type { [5 x i32] }

2
llvm/test/Transforms/InferAddressSpaces/X86/noop-ptrint-pair.ll
View File

@ -1,4 +1,4 @@
; RUN: opt -mtriple=x86_64-unknown-unknown -S -o - -infer-address-spaces -assume-default-is-flat-addrspace %s | FileCheck %s
; RUN: opt -mtriple=x86_64-unknown-unknown -S -o - -passes=infer-address-spaces -assume-default-is-flat-addrspace %s | FileCheck %s
; Check that assert in X86TargetMachine::isNoopAddrSpaceCast is not triggered.