OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 2
Code Issues Packages Projects Releases Wiki Activity

[VENTUS][RISCV][Fix] Typo fix

This commit is contained in:
zhoujing 2023-07-07 09:42:55 +08:00
parent 24c8b19c42
commit 21e0b87130
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
libclc/riscv32/lib/workitem/get_global_size.cl
View File

@ -1,18 +1,18 @@
#include <clc/clc.h>
extern size_t __buitlin_riscv_global_size_x();
extern size_t __buitlin_riscv_global_size_y();
extern size_t __buitlin_riscv_global_size_z();
extern size_t __builtin_riscv_global_size_x();
extern size_t __builtin_riscv_global_size_y();
extern size_t __builtin_riscv_global_size_z();
_CLC_DEF _CLC_OVERLOAD size_t get_global_size(uint dim) {
switch (dim) {
case 0:
return __buitlin_riscv_global_size_x();
return __builtin_riscv_global_size_x();
case 1:
return __buitlin_riscv_global_size_y();
return __builtin_riscv_global_size_y();
case 2:
return __buitlin_riscv_global_size_z();
return __builtin_riscv_global_size_z();
default:
return 1;
}
}
}