OSchip
/
llvm-project
mirror of https://github.com/THU-DSP-LAB/llvm-project.git
13
0
Fork 2
Code Issues Packages Projects Releases Wiki Activity

[RISCV] Lower case the first letter of LowerRISCVMachineOperandToMCOperand. NFC

This commit is contained in:
Fangrui Song 2022-05-01 14:13:54 -07:00
parent ee4ac3a856
commit 2019c9b1c8
3 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
llvm/lib/Target/RISCV/RISCV.h
View File

@ -32,7 +32,7 @@ class PassRegistry;
bool lowerRISCVMachineInstrToMCInst(const MachineInstr *MI, MCInst &OutMI, bool lowerRISCVMachineInstrToMCInst(const MachineInstr *MI, MCInst &OutMI,
AsmPrinter &AP); AsmPrinter &AP);
bool LowerRISCVMachineOperandToMCOperand(const MachineOperand &MO, bool lowerRISCVMachineOperandToMCOperand(const MachineOperand &MO,
MCOperand &MCOp, const AsmPrinter &AP); MCOperand &MCOp, const AsmPrinter &AP);
FunctionPass *createRISCVISelDag(RISCVTargetMachine &TM); FunctionPass *createRISCVISelDag(RISCVTargetMachine &TM);

2
llvm/lib/Target/RISCV/RISCVAsmPrinter.cpp
View File

@ -63,7 +63,7 @@ public:
// Wrapper needed for tblgenned pseudo lowering. // Wrapper needed for tblgenned pseudo lowering.
bool lowerOperand(const MachineOperand &MO, MCOperand &MCOp) const { bool lowerOperand(const MachineOperand &MO, MCOperand &MCOp) const {
return LowerRISCVMachineOperandToMCOperand(MO, MCOp, *this); return lowerRISCVMachineOperandToMCOperand(MO, MCOp, *this);
} }
void emitStartOfAsmFile(Module &M) override; void emitStartOfAsmFile(Module &M) override;

4
llvm/lib/Target/RISCV/RISCVMCInstLower.cpp
View File

@ -87,7 +87,7 @@ static MCOperand lowerSymbolOperand(const MachineOperand &MO, MCSymbol *Sym,
return MCOperand::createExpr(ME); return MCOperand::createExpr(ME);
} }
bool llvm::LowerRISCVMachineOperandToMCOperand(const MachineOperand &MO, bool llvm::lowerRISCVMachineOperandToMCOperand(const MachineOperand &MO,
MCOperand &MCOp, MCOperand &MCOp,
const AsmPrinter &AP) { const AsmPrinter &AP) {
switch (MO.getType()) { switch (MO.getType()) {
@ -214,7 +214,7 @@ bool llvm::lowerRISCVMachineInstrToMCInst(const MachineInstr *MI, MCInst &OutMI,
for (const MachineOperand &MO : MI->operands()) { for (const MachineOperand &MO : MI->operands()) {
MCOperand MCOp; MCOperand MCOp;
if (LowerRISCVMachineOperandToMCOperand(MO, MCOp, AP)) if (lowerRISCVMachineOperandToMCOperand(MO, MCOp, AP))
OutMI.addOperand(MCOp); OutMI.addOperand(MCOp);
} }